|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifndef __CL_EXT_H |
|
#define __CL_EXT_H |
|
|
|
#ifdef __cplusplus |
|
extern "C" { |
|
#endif |
|
|
|
#include <CL/cl.h> |
|
|
|
|
|
|
|
|
|
#define cl_khr_command_buffer 1 |
|
#define CL_KHR_COMMAND_BUFFER_EXTENSION_NAME \ |
|
"cl_khr_command_buffer" |
|
|
|
typedef cl_bitfield cl_device_command_buffer_capabilities_khr; |
|
typedef struct _cl_command_buffer_khr* cl_command_buffer_khr; |
|
typedef cl_uint cl_sync_point_khr; |
|
typedef cl_uint cl_command_buffer_info_khr; |
|
typedef cl_uint cl_command_buffer_state_khr; |
|
typedef cl_properties cl_command_buffer_properties_khr; |
|
typedef cl_bitfield cl_command_buffer_flags_khr; |
|
typedef cl_properties cl_ndrange_kernel_command_properties_khr; |
|
typedef struct _cl_mutable_command_khr* cl_mutable_command_khr; |
|
|
|
|
|
#define CL_DEVICE_COMMAND_BUFFER_CAPABILITIES_KHR 0x12A9 |
|
#define CL_DEVICE_COMMAND_BUFFER_REQUIRED_QUEUE_PROPERTIES_KHR 0x12AA |
|
|
|
|
|
#define CL_COMMAND_BUFFER_CAPABILITY_KERNEL_PRINTF_KHR (1 << 0) |
|
#define CL_COMMAND_BUFFER_CAPABILITY_DEVICE_SIDE_ENQUEUE_KHR (1 << 1) |
|
#define CL_COMMAND_BUFFER_CAPABILITY_SIMULTANEOUS_USE_KHR (1 << 2) |
|
#define CL_COMMAND_BUFFER_CAPABILITY_OUT_OF_ORDER_KHR (1 << 3) |
|
|
|
|
|
#define CL_COMMAND_BUFFER_FLAGS_KHR 0x1293 |
|
|
|
|
|
#define CL_COMMAND_BUFFER_SIMULTANEOUS_USE_KHR (1 << 0) |
|
|
|
|
|
#define CL_INVALID_COMMAND_BUFFER_KHR -1138 |
|
#define CL_INVALID_SYNC_POINT_WAIT_LIST_KHR -1139 |
|
#define CL_INCOMPATIBLE_COMMAND_QUEUE_KHR -1140 |
|
|
|
|
|
#define CL_COMMAND_BUFFER_QUEUES_KHR 0x1294 |
|
#define CL_COMMAND_BUFFER_NUM_QUEUES_KHR 0x1295 |
|
#define CL_COMMAND_BUFFER_REFERENCE_COUNT_KHR 0x1296 |
|
#define CL_COMMAND_BUFFER_STATE_KHR 0x1297 |
|
#define CL_COMMAND_BUFFER_PROPERTIES_ARRAY_KHR 0x1298 |
|
|
|
|
|
#define CL_COMMAND_BUFFER_STATE_RECORDING_KHR 0 |
|
#define CL_COMMAND_BUFFER_STATE_EXECUTABLE_KHR 1 |
|
#define CL_COMMAND_BUFFER_STATE_PENDING_KHR 2 |
|
#define CL_COMMAND_BUFFER_STATE_INVALID_KHR 3 |
|
|
|
|
|
#define CL_COMMAND_COMMAND_BUFFER_KHR 0x12A8 |
|
|
|
|
|
typedef cl_command_buffer_khr (CL_API_CALL * |
|
clCreateCommandBufferKHR_fn)( |
|
cl_uint num_queues, |
|
const cl_command_queue* queues, |
|
const cl_command_buffer_properties_khr* properties, |
|
cl_int* errcode_ret) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clFinalizeCommandBufferKHR_fn)( |
|
cl_command_buffer_khr command_buffer) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clRetainCommandBufferKHR_fn)( |
|
cl_command_buffer_khr command_buffer) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clReleaseCommandBufferKHR_fn)( |
|
cl_command_buffer_khr command_buffer) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueCommandBufferKHR_fn)( |
|
cl_uint num_queues, |
|
cl_command_queue* queues, |
|
cl_command_buffer_khr command_buffer, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandBarrierWithWaitListKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandCopyBufferKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_buffer, |
|
cl_mem dst_buffer, |
|
size_t src_offset, |
|
size_t dst_offset, |
|
size_t size, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandCopyBufferRectKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_buffer, |
|
cl_mem dst_buffer, |
|
const size_t* src_origin, |
|
const size_t* dst_origin, |
|
const size_t* region, |
|
size_t src_row_pitch, |
|
size_t src_slice_pitch, |
|
size_t dst_row_pitch, |
|
size_t dst_slice_pitch, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandCopyBufferToImageKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_buffer, |
|
cl_mem dst_image, |
|
size_t src_offset, |
|
const size_t* dst_origin, |
|
const size_t* region, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandCopyImageKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_image, |
|
cl_mem dst_image, |
|
const size_t* src_origin, |
|
const size_t* dst_origin, |
|
const size_t* region, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandCopyImageToBufferKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_image, |
|
cl_mem dst_buffer, |
|
const size_t* src_origin, |
|
const size_t* region, |
|
size_t dst_offset, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandFillBufferKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem buffer, |
|
const void* pattern, |
|
size_t pattern_size, |
|
size_t offset, |
|
size_t size, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandFillImageKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem image, |
|
const void* fill_color, |
|
const size_t* origin, |
|
const size_t* region, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clCommandNDRangeKernelKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
const cl_ndrange_kernel_command_properties_khr* properties, |
|
cl_kernel kernel, |
|
cl_uint work_dim, |
|
const size_t* global_work_offset, |
|
const size_t* global_work_size, |
|
const size_t* local_work_size, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clGetCommandBufferInfoKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_buffer_info_khr param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) ; |
|
|
|
#ifndef CL_NO_PROTOTYPES |
|
|
|
extern CL_API_ENTRY cl_command_buffer_khr CL_API_CALL |
|
clCreateCommandBufferKHR( |
|
cl_uint num_queues, |
|
const cl_command_queue* queues, |
|
const cl_command_buffer_properties_khr* properties, |
|
cl_int* errcode_ret) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clFinalizeCommandBufferKHR( |
|
cl_command_buffer_khr command_buffer) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clRetainCommandBufferKHR( |
|
cl_command_buffer_khr command_buffer) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clReleaseCommandBufferKHR( |
|
cl_command_buffer_khr command_buffer) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueCommandBufferKHR( |
|
cl_uint num_queues, |
|
cl_command_queue* queues, |
|
cl_command_buffer_khr command_buffer, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandBarrierWithWaitListKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandCopyBufferKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_buffer, |
|
cl_mem dst_buffer, |
|
size_t src_offset, |
|
size_t dst_offset, |
|
size_t size, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandCopyBufferRectKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_buffer, |
|
cl_mem dst_buffer, |
|
const size_t* src_origin, |
|
const size_t* dst_origin, |
|
const size_t* region, |
|
size_t src_row_pitch, |
|
size_t src_slice_pitch, |
|
size_t dst_row_pitch, |
|
size_t dst_slice_pitch, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandCopyBufferToImageKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_buffer, |
|
cl_mem dst_image, |
|
size_t src_offset, |
|
const size_t* dst_origin, |
|
const size_t* region, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandCopyImageKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_image, |
|
cl_mem dst_image, |
|
const size_t* src_origin, |
|
const size_t* dst_origin, |
|
const size_t* region, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandCopyImageToBufferKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem src_image, |
|
cl_mem dst_buffer, |
|
const size_t* src_origin, |
|
const size_t* region, |
|
size_t dst_offset, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandFillBufferKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem buffer, |
|
const void* pattern, |
|
size_t pattern_size, |
|
size_t offset, |
|
size_t size, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandFillImageKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
cl_mem image, |
|
const void* fill_color, |
|
const size_t* origin, |
|
const size_t* region, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCommandNDRangeKernelKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_queue command_queue, |
|
const cl_ndrange_kernel_command_properties_khr* properties, |
|
cl_kernel kernel, |
|
cl_uint work_dim, |
|
const size_t* global_work_offset, |
|
const size_t* global_work_size, |
|
const size_t* local_work_size, |
|
cl_uint num_sync_points_in_wait_list, |
|
const cl_sync_point_khr* sync_point_wait_list, |
|
cl_sync_point_khr* sync_point, |
|
cl_mutable_command_khr* mutable_handle) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetCommandBufferInfoKHR( |
|
cl_command_buffer_khr command_buffer, |
|
cl_command_buffer_info_khr param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) ; |
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#define cl_khr_command_buffer_mutable_dispatch 1 |
|
#define CL_KHR_COMMAND_BUFFER_MUTABLE_DISPATCH_EXTENSION_NAME \ |
|
"cl_khr_command_buffer_mutable_dispatch" |
|
|
|
typedef cl_uint cl_command_buffer_structure_type_khr; |
|
typedef cl_bitfield cl_mutable_dispatch_fields_khr; |
|
typedef cl_uint cl_mutable_command_info_khr; |
|
typedef struct _cl_mutable_dispatch_arg_khr { |
|
cl_uint arg_index; |
|
size_t arg_size; |
|
const void* arg_value; |
|
} cl_mutable_dispatch_arg_khr; |
|
typedef struct _cl_mutable_dispatch_exec_info_khr { |
|
cl_uint param_name; |
|
size_t param_value_size; |
|
const void* param_value; |
|
} cl_mutable_dispatch_exec_info_khr; |
|
typedef struct _cl_mutable_dispatch_config_khr { |
|
cl_command_buffer_structure_type_khr type; |
|
const void* next; |
|
cl_mutable_command_khr command; |
|
cl_uint num_args; |
|
cl_uint num_svm_args; |
|
cl_uint num_exec_infos; |
|
cl_uint work_dim; |
|
const cl_mutable_dispatch_arg_khr* arg_list; |
|
const cl_mutable_dispatch_arg_khr* arg_svm_list; |
|
const cl_mutable_dispatch_exec_info_khr* exec_info_list; |
|
const size_t* global_work_offset; |
|
const size_t* global_work_size; |
|
const size_t* local_work_size; |
|
} cl_mutable_dispatch_config_khr; |
|
typedef struct _cl_mutable_base_config_khr { |
|
cl_command_buffer_structure_type_khr type; |
|
const void* next; |
|
cl_uint num_mutable_dispatch; |
|
const cl_mutable_dispatch_config_khr* mutable_dispatch_list; |
|
} cl_mutable_base_config_khr; |
|
|
|
|
|
#define CL_COMMAND_BUFFER_MUTABLE_KHR (1 << 1) |
|
|
|
|
|
#define CL_INVALID_MUTABLE_COMMAND_KHR -1141 |
|
|
|
|
|
#define CL_DEVICE_MUTABLE_DISPATCH_CAPABILITIES_KHR 0x12B0 |
|
|
|
|
|
#define CL_MUTABLE_DISPATCH_UPDATABLE_FIELDS_KHR 0x12B1 |
|
|
|
|
|
#define CL_MUTABLE_DISPATCH_GLOBAL_OFFSET_KHR (1 << 0) |
|
#define CL_MUTABLE_DISPATCH_GLOBAL_SIZE_KHR (1 << 1) |
|
#define CL_MUTABLE_DISPATCH_LOCAL_SIZE_KHR (1 << 2) |
|
#define CL_MUTABLE_DISPATCH_ARGUMENTS_KHR (1 << 3) |
|
#define CL_MUTABLE_DISPATCH_EXEC_INFO_KHR (1 << 4) |
|
|
|
|
|
#define CL_MUTABLE_COMMAND_COMMAND_QUEUE_KHR 0x12A0 |
|
#define CL_MUTABLE_COMMAND_COMMAND_BUFFER_KHR 0x12A1 |
|
#define CL_MUTABLE_COMMAND_COMMAND_TYPE_KHR 0x12AD |
|
#define CL_MUTABLE_DISPATCH_PROPERTIES_ARRAY_KHR 0x12A2 |
|
#define CL_MUTABLE_DISPATCH_KERNEL_KHR 0x12A3 |
|
#define CL_MUTABLE_DISPATCH_DIMENSIONS_KHR 0x12A4 |
|
#define CL_MUTABLE_DISPATCH_GLOBAL_WORK_OFFSET_KHR 0x12A5 |
|
#define CL_MUTABLE_DISPATCH_GLOBAL_WORK_SIZE_KHR 0x12A6 |
|
#define CL_MUTABLE_DISPATCH_LOCAL_WORK_SIZE_KHR 0x12A7 |
|
|
|
|
|
#define CL_STRUCTURE_TYPE_MUTABLE_BASE_CONFIG_KHR 0 |
|
#define CL_STRUCTURE_TYPE_MUTABLE_DISPATCH_CONFIG_KHR 1 |
|
|
|
|
|
typedef cl_int (CL_API_CALL * |
|
clUpdateMutableCommandsKHR_fn)( |
|
cl_command_buffer_khr command_buffer, |
|
const cl_mutable_base_config_khr* mutable_config) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clGetMutableCommandInfoKHR_fn)( |
|
cl_mutable_command_khr command, |
|
cl_mutable_command_info_khr param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) ; |
|
|
|
#ifndef CL_NO_PROTOTYPES |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clUpdateMutableCommandsKHR( |
|
cl_command_buffer_khr command_buffer, |
|
const cl_mutable_base_config_khr* mutable_config) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetMutableCommandInfoKHR( |
|
cl_mutable_command_khr command, |
|
cl_mutable_command_info_khr param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) ; |
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#if CL_TARGET_OPENCL_VERSION <= 110 |
|
#define CL_DEVICE_DOUBLE_FP_CONFIG 0x1032 |
|
#endif |
|
|
|
|
|
#define CL_DEVICE_HALF_FP_CONFIG 0x1033 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define cl_APPLE_SetMemObjectDestructor 1 |
|
extern CL_API_ENTRY cl_int CL_API_CALL clSetMemObjectDestructorAPPLE( cl_mem memobj, |
|
void (* pfn_notify)(cl_mem memobj, void * user_data), |
|
void * user_data) CL_API_SUFFIX__VERSION_1_0; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define cl_APPLE_ContextLoggingFunctions 1 |
|
extern CL_API_ENTRY void CL_API_CALL clLogMessagesToSystemLogAPPLE( const char * errstr, |
|
const void * private_info, |
|
size_t cb, |
|
void * user_data) CL_API_SUFFIX__VERSION_1_0; |
|
|
|
|
|
extern CL_API_ENTRY void CL_API_CALL clLogMessagesToStdoutAPPLE( const char * errstr, |
|
const void * private_info, |
|
size_t cb, |
|
void * user_data) CL_API_SUFFIX__VERSION_1_0; |
|
|
|
|
|
extern CL_API_ENTRY void CL_API_CALL clLogMessagesToStderrAPPLE( const char * errstr, |
|
const void * private_info, |
|
size_t cb, |
|
void * user_data) CL_API_SUFFIX__VERSION_1_0; |
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_icd 1 |
|
|
|
|
|
#define CL_PLATFORM_ICD_SUFFIX_KHR 0x0920 |
|
|
|
|
|
#define CL_PLATFORM_NOT_FOUND_KHR -1001 |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clIcdGetPlatformIDsKHR(cl_uint num_entries, |
|
cl_platform_id * platforms, |
|
cl_uint * num_platforms); |
|
|
|
typedef cl_int |
|
(CL_API_CALL *clIcdGetPlatformIDsKHR_fn)(cl_uint num_entries, |
|
cl_platform_id * platforms, |
|
cl_uint * num_platforms); |
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_il_program 1 |
|
|
|
|
|
|
|
|
|
#define CL_DEVICE_IL_VERSION_KHR 0x105B |
|
|
|
|
|
|
|
|
|
#define CL_PROGRAM_IL_KHR 0x1169 |
|
|
|
extern CL_API_ENTRY cl_program CL_API_CALL |
|
clCreateProgramWithILKHR(cl_context context, |
|
const void * il, |
|
size_t length, |
|
cl_int * errcode_ret); |
|
|
|
typedef cl_program |
|
(CL_API_CALL *clCreateProgramWithILKHR_fn)(cl_context context, |
|
const void * il, |
|
size_t length, |
|
cl_int * errcode_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_DEVICE_IMAGE_PITCH_ALIGNMENT_KHR 0x104A |
|
#define CL_DEVICE_IMAGE_BASE_ADDRESS_ALIGNMENT_KHR 0x104B |
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_CONTEXT_MEMORY_INITIALIZE_KHR 0x2030 |
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_CONTEXT_TERMINATED_KHR -1121 |
|
|
|
#define CL_DEVICE_TERMINATE_CAPABILITY_KHR 0x2031 |
|
#define CL_CONTEXT_TERMINATE_KHR 0x2032 |
|
|
|
#define cl_khr_terminate_context 1 |
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clTerminateContextKHR(cl_context context) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int |
|
(CL_API_CALL *clTerminateContextKHR_fn)(cl_context context) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_DEVICE_SPIR_VERSIONS 0x40E0 |
|
#define CL_PROGRAM_BINARY_TYPE_INTERMEDIATE 0x40E1 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_create_command_queue 1 |
|
|
|
typedef cl_properties cl_queue_properties_khr; |
|
|
|
extern CL_API_ENTRY cl_command_queue CL_API_CALL |
|
clCreateCommandQueueWithPropertiesKHR(cl_context context, |
|
cl_device_id device, |
|
const cl_queue_properties_khr* properties, |
|
cl_int* errcode_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_command_queue |
|
(CL_API_CALL *clCreateCommandQueueWithPropertiesKHR_fn)(cl_context context, |
|
cl_device_id device, |
|
const cl_queue_properties_khr* properties, |
|
cl_int* errcode_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_DEVICE_COMPUTE_CAPABILITY_MAJOR_NV 0x4000 |
|
#define CL_DEVICE_COMPUTE_CAPABILITY_MINOR_NV 0x4001 |
|
#define CL_DEVICE_REGISTERS_PER_BLOCK_NV 0x4002 |
|
#define CL_DEVICE_WARP_SIZE_NV 0x4003 |
|
#define CL_DEVICE_GPU_OVERLAP_NV 0x4004 |
|
#define CL_DEVICE_KERNEL_EXEC_TIMEOUT_NV 0x4005 |
|
#define CL_DEVICE_INTEGRATED_MEMORY_NV 0x4006 |
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_DEVICE_PROFILING_TIMER_OFFSET_AMD 0x4036 |
|
#define CL_DEVICE_TOPOLOGY_AMD 0x4037 |
|
#define CL_DEVICE_BOARD_NAME_AMD 0x4038 |
|
#define CL_DEVICE_GLOBAL_FREE_MEMORY_AMD 0x4039 |
|
#define CL_DEVICE_SIMD_PER_COMPUTE_UNIT_AMD 0x4040 |
|
#define CL_DEVICE_SIMD_WIDTH_AMD 0x4041 |
|
#define CL_DEVICE_SIMD_INSTRUCTION_WIDTH_AMD 0x4042 |
|
#define CL_DEVICE_WAVEFRONT_WIDTH_AMD 0x4043 |
|
#define CL_DEVICE_GLOBAL_MEM_CHANNELS_AMD 0x4044 |
|
#define CL_DEVICE_GLOBAL_MEM_CHANNEL_BANKS_AMD 0x4045 |
|
#define CL_DEVICE_GLOBAL_MEM_CHANNEL_BANK_WIDTH_AMD 0x4046 |
|
#define CL_DEVICE_LOCAL_MEM_SIZE_PER_COMPUTE_UNIT_AMD 0x4047 |
|
#define CL_DEVICE_LOCAL_MEM_BANKS_AMD 0x4048 |
|
#define CL_DEVICE_THREAD_TRACE_SUPPORTED_AMD 0x4049 |
|
#define CL_DEVICE_GFXIP_MAJOR_AMD 0x404A |
|
#define CL_DEVICE_GFXIP_MINOR_AMD 0x404B |
|
#define CL_DEVICE_AVAILABLE_ASYNC_QUEUES_AMD 0x404C |
|
#define CL_DEVICE_PREFERRED_WORK_GROUP_SIZE_AMD 0x4030 |
|
#define CL_DEVICE_MAX_WORK_GROUP_SIZE_AMD 0x4031 |
|
#define CL_DEVICE_PREFERRED_CONSTANT_BUFFER_SIZE_AMD 0x4033 |
|
#define CL_DEVICE_PCIE_ID_AMD 0x4034 |
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_PRINTF_CALLBACK_ARM 0x40B0 |
|
#define CL_PRINTF_BUFFERSIZE_ARM 0x40B1 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_ext_device_fission 1 |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clReleaseDeviceEXT(cl_device_id device) CL_API_SUFFIX__VERSION_1_1; |
|
|
|
typedef cl_int |
|
(CL_API_CALL *clReleaseDeviceEXT_fn)(cl_device_id device) CL_API_SUFFIX__VERSION_1_1; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clRetainDeviceEXT(cl_device_id device) CL_API_SUFFIX__VERSION_1_1; |
|
|
|
typedef cl_int |
|
(CL_API_CALL *clRetainDeviceEXT_fn)(cl_device_id device) CL_API_SUFFIX__VERSION_1_1; |
|
|
|
typedef cl_ulong cl_device_partition_property_ext; |
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clCreateSubDevicesEXT(cl_device_id in_device, |
|
const cl_device_partition_property_ext * properties, |
|
cl_uint num_entries, |
|
cl_device_id * out_devices, |
|
cl_uint * num_devices) CL_API_SUFFIX__VERSION_1_1; |
|
|
|
typedef cl_int |
|
(CL_API_CALL * clCreateSubDevicesEXT_fn)(cl_device_id in_device, |
|
const cl_device_partition_property_ext * properties, |
|
cl_uint num_entries, |
|
cl_device_id * out_devices, |
|
cl_uint * num_devices) CL_API_SUFFIX__VERSION_1_1; |
|
|
|
|
|
#define CL_DEVICE_PARTITION_EQUALLY_EXT 0x4050 |
|
#define CL_DEVICE_PARTITION_BY_COUNTS_EXT 0x4051 |
|
#define CL_DEVICE_PARTITION_BY_NAMES_EXT 0x4052 |
|
#define CL_DEVICE_PARTITION_BY_AFFINITY_DOMAIN_EXT 0x4053 |
|
|
|
|
|
#define CL_DEVICE_PARENT_DEVICE_EXT 0x4054 |
|
#define CL_DEVICE_PARTITION_TYPES_EXT 0x4055 |
|
#define CL_DEVICE_AFFINITY_DOMAINS_EXT 0x4056 |
|
#define CL_DEVICE_REFERENCE_COUNT_EXT 0x4057 |
|
#define CL_DEVICE_PARTITION_STYLE_EXT 0x4058 |
|
|
|
|
|
#define CL_DEVICE_PARTITION_FAILED_EXT -1057 |
|
#define CL_INVALID_PARTITION_COUNT_EXT -1058 |
|
#define CL_INVALID_PARTITION_NAME_EXT -1059 |
|
|
|
|
|
#define CL_AFFINITY_DOMAIN_L1_CACHE_EXT 0x1 |
|
#define CL_AFFINITY_DOMAIN_L2_CACHE_EXT 0x2 |
|
#define CL_AFFINITY_DOMAIN_L3_CACHE_EXT 0x3 |
|
#define CL_AFFINITY_DOMAIN_L4_CACHE_EXT 0x4 |
|
#define CL_AFFINITY_DOMAIN_NUMA_EXT 0x10 |
|
#define CL_AFFINITY_DOMAIN_NEXT_FISSIONABLE_EXT 0x100 |
|
|
|
|
|
#define CL_PROPERTIES_LIST_END_EXT ((cl_device_partition_property_ext) 0) |
|
#define CL_PARTITION_BY_COUNTS_LIST_END_EXT ((cl_device_partition_property_ext) 0) |
|
#define CL_PARTITION_BY_NAMES_LIST_END_EXT ((cl_device_partition_property_ext) 0 - 1) |
|
|
|
|
|
|
|
|
|
|
|
#define cl_ext_migrate_memobject 1 |
|
|
|
typedef cl_bitfield cl_mem_migration_flags_ext; |
|
|
|
#define CL_MIGRATE_MEM_OBJECT_HOST_EXT 0x1 |
|
|
|
#define CL_COMMAND_MIGRATE_MEM_OBJECT_EXT 0x4040 |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueMigrateMemObjectEXT(cl_command_queue command_queue, |
|
cl_uint num_mem_objects, |
|
const cl_mem * mem_objects, |
|
cl_mem_migration_flags_ext flags, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event); |
|
|
|
typedef cl_int |
|
(CL_API_CALL *clEnqueueMigrateMemObjectEXT_fn)(cl_command_queue command_queue, |
|
cl_uint num_mem_objects, |
|
const cl_mem * mem_objects, |
|
cl_mem_migration_flags_ext flags, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event); |
|
|
|
|
|
|
|
|
|
|
|
#define cl_ext_cxx_for_opencl 1 |
|
|
|
#define CL_DEVICE_CXX_FOR_OPENCL_NUMERIC_VERSION_EXT 0x4230 |
|
|
|
|
|
|
|
|
|
#define cl_qcom_ext_host_ptr 1 |
|
|
|
#define CL_MEM_EXT_HOST_PTR_QCOM (1 << 29) |
|
|
|
#define CL_DEVICE_EXT_MEM_PADDING_IN_BYTES_QCOM 0x40A0 |
|
#define CL_DEVICE_PAGE_SIZE_QCOM 0x40A1 |
|
#define CL_IMAGE_ROW_ALIGNMENT_QCOM 0x40A2 |
|
#define CL_IMAGE_SLICE_ALIGNMENT_QCOM 0x40A3 |
|
#define CL_MEM_HOST_UNCACHED_QCOM 0x40A4 |
|
#define CL_MEM_HOST_WRITEBACK_QCOM 0x40A5 |
|
#define CL_MEM_HOST_WRITETHROUGH_QCOM 0x40A6 |
|
#define CL_MEM_HOST_WRITE_COMBINING_QCOM 0x40A7 |
|
|
|
typedef cl_uint cl_image_pitch_info_qcom; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetDeviceImageInfoQCOM(cl_device_id device, |
|
size_t image_width, |
|
size_t image_height, |
|
const cl_image_format *image_format, |
|
cl_image_pitch_info_qcom param_name, |
|
size_t param_value_size, |
|
void *param_value, |
|
size_t *param_value_size_ret); |
|
|
|
typedef struct _cl_mem_ext_host_ptr |
|
{ |
|
|
|
|
|
cl_uint allocation_type; |
|
|
|
|
|
cl_uint host_cache_policy; |
|
|
|
} cl_mem_ext_host_ptr; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_MEM_HOST_IOCOHERENT_QCOM 0x40A9 |
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_MEM_ION_HOST_PTR_QCOM 0x40A8 |
|
|
|
typedef struct _cl_mem_ion_host_ptr |
|
{ |
|
|
|
|
|
cl_mem_ext_host_ptr ext_host_ptr; |
|
|
|
|
|
int ion_filedesc; |
|
|
|
|
|
void* ion_hostptr; |
|
|
|
} cl_mem_ion_host_ptr; |
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_MEM_ANDROID_NATIVE_BUFFER_HOST_PTR_QCOM 0x40C6 |
|
|
|
typedef struct _cl_mem_android_native_buffer_host_ptr |
|
{ |
|
|
|
|
|
cl_mem_ext_host_ptr ext_host_ptr; |
|
|
|
|
|
void* anb_ptr; |
|
|
|
} cl_mem_android_native_buffer_host_ptr; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_NV21_IMG 0x40D0 |
|
#define CL_YV12_IMG 0x40D1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_MEM_USE_UNCACHED_CPU_MEMORY_IMG (1 << 26) |
|
#define CL_MEM_USE_CACHED_CPU_MEMORY_IMG (1 << 27) |
|
|
|
|
|
|
|
|
|
|
|
#define cl_img_use_gralloc_ptr 1 |
|
|
|
|
|
#define CL_MEM_USE_GRALLOC_PTR_IMG (1 << 28) |
|
|
|
|
|
#define CL_COMMAND_ACQUIRE_GRALLOC_OBJECTS_IMG 0x40D2 |
|
#define CL_COMMAND_RELEASE_GRALLOC_OBJECTS_IMG 0x40D3 |
|
|
|
|
|
#define CL_GRALLOC_RESOURCE_NOT_ACQUIRED_IMG 0x40D4 |
|
#define CL_INVALID_GRALLOC_OBJECT_IMG 0x40D5 |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueAcquireGrallocObjectsIMG(cl_command_queue command_queue, |
|
cl_uint num_objects, |
|
const cl_mem * mem_objects, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueReleaseGrallocObjectsIMG(cl_command_queue command_queue, |
|
cl_uint num_objects, |
|
const cl_mem * mem_objects, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
#define cl_img_generate_mipmap 1 |
|
|
|
typedef cl_uint cl_mipmap_filter_mode_img; |
|
|
|
|
|
#define CL_MIPMAP_FILTER_ANY_IMG 0x0 |
|
#define CL_MIPMAP_FILTER_BOX_IMG 0x1 |
|
|
|
|
|
#define CL_COMMAND_GENERATE_MIPMAP_IMG 0x40D6 |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueGenerateMipmapIMG(cl_command_queue command_queue, |
|
cl_mem src_image, |
|
cl_mem dst_image, |
|
cl_mipmap_filter_mode_img mipmap_filter_mode, |
|
const size_t *array_region, |
|
const size_t *mip_region, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event *event_wait_list, |
|
cl_event *event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
#define cl_img_mem_properties 1 |
|
|
|
|
|
#define CL_MEM_ALLOC_FLAGS_IMG 0x40D7 |
|
|
|
|
|
typedef cl_bitfield cl_mem_alloc_flags_img; |
|
|
|
|
|
#define CL_MEM_ALLOC_RELAX_REQUIREMENTS_IMG (1 << 0) |
|
|
|
|
|
|
|
|
|
#define cl_khr_subgroups 1 |
|
|
|
#if !defined(CL_VERSION_2_1) |
|
|
|
|
|
|
|
|
|
typedef cl_uint cl_kernel_sub_group_info; |
|
#endif |
|
|
|
|
|
#define CL_KERNEL_MAX_SUB_GROUP_SIZE_FOR_NDRANGE_KHR 0x2033 |
|
#define CL_KERNEL_SUB_GROUP_COUNT_FOR_NDRANGE_KHR 0x2034 |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetKernelSubGroupInfoKHR(cl_kernel in_kernel, |
|
cl_device_id in_device, |
|
cl_kernel_sub_group_info param_name, |
|
size_t input_value_size, |
|
const void * input_value, |
|
size_t param_value_size, |
|
void * param_value, |
|
size_t * param_value_size_ret) CL_API_SUFFIX__VERSION_2_0_DEPRECATED; |
|
|
|
typedef cl_int |
|
(CL_API_CALL * clGetKernelSubGroupInfoKHR_fn)(cl_kernel in_kernel, |
|
cl_device_id in_device, |
|
cl_kernel_sub_group_info param_name, |
|
size_t input_value_size, |
|
const void * input_value, |
|
size_t param_value_size, |
|
void * param_value, |
|
size_t * param_value_size_ret) CL_API_SUFFIX__VERSION_2_0_DEPRECATED; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CL_SAMPLER_MIP_FILTER_MODE_KHR 0x1155 |
|
#define CL_SAMPLER_LOD_MIN_KHR 0x1156 |
|
#define CL_SAMPLER_LOD_MAX_KHR 0x1157 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_priority_hints 1 |
|
|
|
typedef cl_uint cl_queue_priority_khr; |
|
|
|
|
|
#define CL_QUEUE_PRIORITY_KHR 0x1096 |
|
|
|
|
|
#define CL_QUEUE_PRIORITY_HIGH_KHR (1<<0) |
|
#define CL_QUEUE_PRIORITY_MED_KHR (1<<1) |
|
#define CL_QUEUE_PRIORITY_LOW_KHR (1<<2) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_throttle_hints 1 |
|
|
|
typedef cl_uint cl_queue_throttle_khr; |
|
|
|
|
|
#define CL_QUEUE_THROTTLE_KHR 0x1097 |
|
|
|
|
|
#define CL_QUEUE_THROTTLE_HIGH_KHR (1<<0) |
|
#define CL_QUEUE_THROTTLE_MED_KHR (1<<1) |
|
#define CL_QUEUE_THROTTLE_LOW_KHR (1<<2) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_subgroup_named_barrier 1 |
|
|
|
|
|
#define CL_DEVICE_MAX_NAMED_BARRIER_COUNT_KHR 0x2035 |
|
|
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_extended_versioning 1 |
|
|
|
#define CL_VERSION_MAJOR_BITS_KHR (10) |
|
#define CL_VERSION_MINOR_BITS_KHR (10) |
|
#define CL_VERSION_PATCH_BITS_KHR (12) |
|
|
|
#define CL_VERSION_MAJOR_MASK_KHR ((1 << CL_VERSION_MAJOR_BITS_KHR) - 1) |
|
#define CL_VERSION_MINOR_MASK_KHR ((1 << CL_VERSION_MINOR_BITS_KHR) - 1) |
|
#define CL_VERSION_PATCH_MASK_KHR ((1 << CL_VERSION_PATCH_BITS_KHR) - 1) |
|
|
|
#define CL_VERSION_MAJOR_KHR(version) ((version) >> (CL_VERSION_MINOR_BITS_KHR + CL_VERSION_PATCH_BITS_KHR)) |
|
#define CL_VERSION_MINOR_KHR(version) (((version) >> CL_VERSION_PATCH_BITS_KHR) & CL_VERSION_MINOR_MASK_KHR) |
|
#define CL_VERSION_PATCH_KHR(version) ((version) & CL_VERSION_PATCH_MASK_KHR) |
|
|
|
#define CL_MAKE_VERSION_KHR(major, minor, patch) \ |
|
((((major) & CL_VERSION_MAJOR_MASK_KHR) << (CL_VERSION_MINOR_BITS_KHR + CL_VERSION_PATCH_BITS_KHR)) | \ |
|
(((minor) & CL_VERSION_MINOR_MASK_KHR) << CL_VERSION_PATCH_BITS_KHR) | \ |
|
((patch) & CL_VERSION_PATCH_MASK_KHR)) |
|
|
|
typedef cl_uint cl_version_khr; |
|
|
|
#define CL_NAME_VERSION_MAX_NAME_SIZE_KHR 64 |
|
|
|
typedef struct _cl_name_version_khr |
|
{ |
|
cl_version_khr version; |
|
char name[CL_NAME_VERSION_MAX_NAME_SIZE_KHR]; |
|
} cl_name_version_khr; |
|
|
|
|
|
#define CL_PLATFORM_NUMERIC_VERSION_KHR 0x0906 |
|
#define CL_PLATFORM_EXTENSIONS_WITH_VERSION_KHR 0x0907 |
|
|
|
|
|
#define CL_DEVICE_NUMERIC_VERSION_KHR 0x105E |
|
#define CL_DEVICE_OPENCL_C_NUMERIC_VERSION_KHR 0x105F |
|
#define CL_DEVICE_EXTENSIONS_WITH_VERSION_KHR 0x1060 |
|
#define CL_DEVICE_ILS_WITH_VERSION_KHR 0x1061 |
|
#define CL_DEVICE_BUILT_IN_KERNELS_WITH_VERSION_KHR 0x1062 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_device_uuid 1 |
|
|
|
#define CL_UUID_SIZE_KHR 16 |
|
#define CL_LUID_SIZE_KHR 8 |
|
|
|
#define CL_DEVICE_UUID_KHR 0x106A |
|
#define CL_DRIVER_UUID_KHR 0x106B |
|
#define CL_DEVICE_LUID_VALID_KHR 0x106C |
|
#define CL_DEVICE_LUID_KHR 0x106D |
|
#define CL_DEVICE_NODE_MASK_KHR 0x106E |
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_pci_bus_info 1 |
|
|
|
typedef struct _cl_device_pci_bus_info_khr { |
|
cl_uint pci_domain; |
|
cl_uint pci_bus; |
|
cl_uint pci_device; |
|
cl_uint pci_function; |
|
} cl_device_pci_bus_info_khr; |
|
|
|
|
|
#define CL_DEVICE_PCI_BUS_INFO_KHR 0x410F |
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_suggested_local_work_size 1 |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetKernelSuggestedLocalWorkSizeKHR( |
|
cl_command_queue command_queue, |
|
cl_kernel kernel, |
|
cl_uint work_dim, |
|
const size_t* global_work_offset, |
|
const size_t* global_work_size, |
|
size_t* suggested_local_work_size) CL_API_SUFFIX__VERSION_3_0; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clGetKernelSuggestedLocalWorkSizeKHR_fn)( |
|
cl_command_queue command_queue, |
|
cl_kernel kernel, |
|
cl_uint work_dim, |
|
const size_t* global_work_offset, |
|
const size_t* global_work_size, |
|
size_t* suggested_local_work_size) CL_API_SUFFIX__VERSION_3_0; |
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_integer_dot_product 1 |
|
|
|
typedef cl_bitfield cl_device_integer_dot_product_capabilities_khr; |
|
|
|
|
|
#define CL_DEVICE_INTEGER_DOT_PRODUCT_INPUT_4x8BIT_PACKED_KHR (1 << 0) |
|
#define CL_DEVICE_INTEGER_DOT_PRODUCT_INPUT_4x8BIT_KHR (1 << 1) |
|
|
|
typedef struct _cl_device_integer_dot_product_acceleration_properties_khr { |
|
cl_bool signed_accelerated; |
|
cl_bool unsigned_accelerated; |
|
cl_bool mixed_signedness_accelerated; |
|
cl_bool accumulating_saturating_signed_accelerated; |
|
cl_bool accumulating_saturating_unsigned_accelerated; |
|
cl_bool accumulating_saturating_mixed_signedness_accelerated; |
|
} cl_device_integer_dot_product_acceleration_properties_khr; |
|
|
|
|
|
#define CL_DEVICE_INTEGER_DOT_PRODUCT_CAPABILITIES_KHR 0x1073 |
|
#define CL_DEVICE_INTEGER_DOT_PRODUCT_ACCELERATION_PROPERTIES_8BIT_KHR 0x1074 |
|
#define CL_DEVICE_INTEGER_DOT_PRODUCT_ACCELERATION_PROPERTIES_4x8BIT_PACKED_KHR 0x1075 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_khr_external_memory 1 |
|
|
|
typedef cl_uint cl_external_memory_handle_type_khr; |
|
|
|
|
|
#define CL_PLATFORM_EXTERNAL_MEMORY_IMPORT_HANDLE_TYPES_KHR 0x2044 |
|
|
|
|
|
#define CL_DEVICE_EXTERNAL_MEMORY_IMPORT_HANDLE_TYPES_KHR 0x204F |
|
|
|
|
|
#define CL_DEVICE_HANDLE_LIST_KHR 0x2051 |
|
#define CL_DEVICE_HANDLE_LIST_END_KHR 0 |
|
|
|
|
|
#define CL_COMMAND_ACQUIRE_EXTERNAL_MEM_OBJECTS_KHR 0x2047 |
|
#define CL_COMMAND_RELEASE_EXTERNAL_MEM_OBJECTS_KHR 0x2048 |
|
|
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueAcquireExternalMemObjectsKHR_fn)( |
|
cl_command_queue command_queue, |
|
cl_uint num_mem_objects, |
|
const cl_mem* mem_objects, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) CL_API_SUFFIX__VERSION_3_0; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueReleaseExternalMemObjectsKHR_fn)( |
|
cl_command_queue command_queue, |
|
cl_uint num_mem_objects, |
|
const cl_mem* mem_objects, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) CL_API_SUFFIX__VERSION_3_0; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueAcquireExternalMemObjectsKHR( |
|
cl_command_queue command_queue, |
|
cl_uint num_mem_objects, |
|
const cl_mem* mem_objects, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) CL_API_SUFFIX__VERSION_3_0; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueReleaseExternalMemObjectsKHR( |
|
cl_command_queue command_queue, |
|
cl_uint num_mem_objects, |
|
const cl_mem* mem_objects, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) CL_API_SUFFIX__VERSION_3_0; |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_memory_dma_buf 1 |
|
|
|
|
|
#define CL_EXTERNAL_MEMORY_HANDLE_DMA_BUF_KHR 0x2067 |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_memory_dx 1 |
|
|
|
|
|
#define CL_EXTERNAL_MEMORY_HANDLE_D3D11_TEXTURE_KHR 0x2063 |
|
#define CL_EXTERNAL_MEMORY_HANDLE_D3D11_TEXTURE_KMT_KHR 0x2064 |
|
#define CL_EXTERNAL_MEMORY_HANDLE_D3D12_HEAP_KHR 0x2065 |
|
#define CL_EXTERNAL_MEMORY_HANDLE_D3D12_RESOURCE_KHR 0x2066 |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_memory_opaque_fd 1 |
|
|
|
|
|
#define CL_EXTERNAL_MEMORY_HANDLE_OPAQUE_FD_KHR 0x2060 |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_memory_win32 1 |
|
|
|
|
|
#define CL_EXTERNAL_MEMORY_HANDLE_OPAQUE_WIN32_KHR 0x2061 |
|
#define CL_EXTERNAL_MEMORY_HANDLE_OPAQUE_WIN32_KMT_KHR 0x2062 |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_semaphore 1 |
|
|
|
typedef struct _cl_semaphore_khr * cl_semaphore_khr; |
|
typedef cl_uint cl_external_semaphore_handle_type_khr; |
|
|
|
|
|
#define CL_PLATFORM_SEMAPHORE_IMPORT_HANDLE_TYPES_KHR 0x2037 |
|
#define CL_PLATFORM_SEMAPHORE_EXPORT_HANDLE_TYPES_KHR 0x2038 |
|
|
|
|
|
#define CL_DEVICE_SEMAPHORE_IMPORT_HANDLE_TYPES_KHR 0x204D |
|
#define CL_DEVICE_SEMAPHORE_EXPORT_HANDLE_TYPES_KHR 0x204E |
|
|
|
|
|
#define CL_SEMAPHORE_EXPORT_HANDLE_TYPES_KHR 0x203F |
|
#define CL_SEMAPHORE_EXPORT_HANDLE_TYPES_LIST_END_KHR 0 |
|
|
|
|
|
typedef cl_int (CL_API_CALL * |
|
clGetSemaphoreHandleForTypeKHR_fn)( |
|
cl_semaphore_khr sema_object, |
|
cl_device_id device, |
|
cl_external_semaphore_handle_type_khr handle_type, |
|
size_t handle_size, |
|
void* handle_ptr, |
|
size_t* handle_size_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetSemaphoreHandleForTypeKHR( |
|
cl_semaphore_khr sema_object, |
|
cl_device_id device, |
|
cl_external_semaphore_handle_type_khr handle_type, |
|
size_t handle_size, |
|
void* handle_ptr, |
|
size_t* handle_size_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_semaphore_dx_fence 1 |
|
|
|
|
|
#define CL_SEMAPHORE_HANDLE_D3D12_FENCE_KHR 0x2059 |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_semaphore_opaque_fd 1 |
|
|
|
|
|
#define CL_SEMAPHORE_HANDLE_OPAQUE_FD_KHR 0x2055 |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_semaphore_sync_fd 1 |
|
|
|
|
|
#define CL_SEMAPHORE_HANDLE_SYNC_FD_KHR 0x2058 |
|
|
|
|
|
|
|
|
|
#define cl_khr_external_semaphore_win32 1 |
|
|
|
|
|
#define CL_SEMAPHORE_HANDLE_OPAQUE_WIN32_KHR 0x2056 |
|
#define CL_SEMAPHORE_HANDLE_OPAQUE_WIN32_KMT_KHR 0x2057 |
|
|
|
|
|
|
|
|
|
#define cl_khr_semaphore 1 |
|
|
|
|
|
typedef cl_properties cl_semaphore_properties_khr; |
|
typedef cl_uint cl_semaphore_info_khr; |
|
typedef cl_uint cl_semaphore_type_khr; |
|
typedef cl_ulong cl_semaphore_payload_khr; |
|
|
|
|
|
#define CL_SEMAPHORE_TYPE_BINARY_KHR 1 |
|
|
|
|
|
#define CL_PLATFORM_SEMAPHORE_TYPES_KHR 0x2036 |
|
|
|
|
|
#define CL_DEVICE_SEMAPHORE_TYPES_KHR 0x204C |
|
|
|
|
|
#define CL_SEMAPHORE_CONTEXT_KHR 0x2039 |
|
#define CL_SEMAPHORE_REFERENCE_COUNT_KHR 0x203A |
|
#define CL_SEMAPHORE_PROPERTIES_KHR 0x203B |
|
#define CL_SEMAPHORE_PAYLOAD_KHR 0x203C |
|
|
|
|
|
#define CL_SEMAPHORE_TYPE_KHR 0x203D |
|
|
|
|
|
|
|
|
|
#define CL_COMMAND_SEMAPHORE_WAIT_KHR 0x2042 |
|
#define CL_COMMAND_SEMAPHORE_SIGNAL_KHR 0x2043 |
|
|
|
|
|
#define CL_INVALID_SEMAPHORE_KHR -1142 |
|
|
|
|
|
typedef cl_semaphore_khr (CL_API_CALL * |
|
clCreateSemaphoreWithPropertiesKHR_fn)( |
|
cl_context context, |
|
const cl_semaphore_properties_khr* sema_props, |
|
cl_int* errcode_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueWaitSemaphoresKHR_fn)( |
|
cl_command_queue command_queue, |
|
cl_uint num_sema_objects, |
|
const cl_semaphore_khr* sema_objects, |
|
const cl_semaphore_payload_khr* sema_payload_list, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueSignalSemaphoresKHR_fn)( |
|
cl_command_queue command_queue, |
|
cl_uint num_sema_objects, |
|
const cl_semaphore_khr* sema_objects, |
|
const cl_semaphore_payload_khr* sema_payload_list, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clGetSemaphoreInfoKHR_fn)( |
|
cl_semaphore_khr sema_object, |
|
cl_semaphore_info_khr param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clReleaseSemaphoreKHR_fn)( |
|
cl_semaphore_khr sema_object) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clRetainSemaphoreKHR_fn)( |
|
cl_semaphore_khr sema_object) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_semaphore_khr CL_API_CALL |
|
clCreateSemaphoreWithPropertiesKHR( |
|
cl_context context, |
|
const cl_semaphore_properties_khr* sema_props, |
|
cl_int* errcode_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueWaitSemaphoresKHR( |
|
cl_command_queue command_queue, |
|
cl_uint num_sema_objects, |
|
const cl_semaphore_khr* sema_objects, |
|
const cl_semaphore_payload_khr* sema_payload_list, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueSignalSemaphoresKHR( |
|
cl_command_queue command_queue, |
|
cl_uint num_sema_objects, |
|
const cl_semaphore_khr* sema_objects, |
|
const cl_semaphore_payload_khr* sema_payload_list, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetSemaphoreInfoKHR( |
|
cl_semaphore_khr sema_object, |
|
cl_semaphore_info_khr param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clReleaseSemaphoreKHR( |
|
cl_semaphore_khr sema_object) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clRetainSemaphoreKHR( |
|
cl_semaphore_khr sema_object) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
#define cl_arm_import_memory 1 |
|
|
|
typedef intptr_t cl_import_properties_arm; |
|
|
|
|
|
#define CL_IMPORT_TYPE_ARM 0x40B2 |
|
|
|
|
|
#define CL_IMPORT_TYPE_HOST_ARM 0x40B3 |
|
|
|
|
|
#define CL_IMPORT_TYPE_DMA_BUF_ARM 0x40B4 |
|
|
|
|
|
#define CL_IMPORT_TYPE_PROTECTED_ARM 0x40B5 |
|
|
|
|
|
#define CL_IMPORT_TYPE_ANDROID_HARDWARE_BUFFER_ARM 0x41E2 |
|
|
|
|
|
#define CL_IMPORT_DMA_BUF_DATA_CONSISTENCY_WITH_HOST_ARM 0x41E3 |
|
|
|
|
|
#define CL_IMPORT_ANDROID_HARDWARE_BUFFER_PLANE_INDEX_ARM 0x41EF |
|
|
|
|
|
#define CL_IMPORT_ANDROID_HARDWARE_BUFFER_LAYER_INDEX_ARM 0x41F0 |
|
|
|
|
|
#define CL_IMPORT_MEMORY_WHOLE_ALLOCATION_ARM SIZE_MAX |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
extern CL_API_ENTRY cl_mem CL_API_CALL |
|
clImportMemoryARM( cl_context context, |
|
cl_mem_flags flags, |
|
const cl_import_properties_arm *properties, |
|
void *memory, |
|
size_t size, |
|
cl_int *errcode_ret) CL_API_SUFFIX__VERSION_1_0; |
|
|
|
|
|
|
|
|
|
|
|
#define cl_arm_shared_virtual_memory 1 |
|
|
|
|
|
#define CL_DEVICE_SVM_CAPABILITIES_ARM 0x40B6 |
|
|
|
|
|
#define CL_MEM_USES_SVM_POINTER_ARM 0x40B7 |
|
|
|
|
|
#define CL_KERNEL_EXEC_INFO_SVM_PTRS_ARM 0x40B8 |
|
#define CL_KERNEL_EXEC_INFO_SVM_FINE_GRAIN_SYSTEM_ARM 0x40B9 |
|
|
|
|
|
#define CL_COMMAND_SVM_FREE_ARM 0x40BA |
|
#define CL_COMMAND_SVM_MEMCPY_ARM 0x40BB |
|
#define CL_COMMAND_SVM_MEMFILL_ARM 0x40BC |
|
#define CL_COMMAND_SVM_MAP_ARM 0x40BD |
|
#define CL_COMMAND_SVM_UNMAP_ARM 0x40BE |
|
|
|
|
|
#define CL_DEVICE_SVM_COARSE_GRAIN_BUFFER_ARM (1 << 0) |
|
#define CL_DEVICE_SVM_FINE_GRAIN_BUFFER_ARM (1 << 1) |
|
#define CL_DEVICE_SVM_FINE_GRAIN_SYSTEM_ARM (1 << 2) |
|
#define CL_DEVICE_SVM_ATOMICS_ARM (1 << 3) |
|
|
|
|
|
#define CL_MEM_SVM_FINE_GRAIN_BUFFER_ARM (1 << 10) |
|
#define CL_MEM_SVM_ATOMICS_ARM (1 << 11) |
|
|
|
typedef cl_bitfield cl_svm_mem_flags_arm; |
|
typedef cl_uint cl_kernel_exec_info_arm; |
|
typedef cl_bitfield cl_device_svm_capabilities_arm; |
|
|
|
extern CL_API_ENTRY void * CL_API_CALL |
|
clSVMAllocARM(cl_context context, |
|
cl_svm_mem_flags_arm flags, |
|
size_t size, |
|
cl_uint alignment) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY void CL_API_CALL |
|
clSVMFreeARM(cl_context context, |
|
void * svm_pointer) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueSVMFreeARM(cl_command_queue command_queue, |
|
cl_uint num_svm_pointers, |
|
void * svm_pointers[], |
|
void (CL_CALLBACK * pfn_free_func)(cl_command_queue queue, |
|
cl_uint num_svm_pointers, |
|
void * svm_pointers[], |
|
void * user_data), |
|
void * user_data, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueSVMMemcpyARM(cl_command_queue command_queue, |
|
cl_bool blocking_copy, |
|
void * dst_ptr, |
|
const void * src_ptr, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueSVMMemFillARM(cl_command_queue command_queue, |
|
void * svm_ptr, |
|
const void * pattern, |
|
size_t pattern_size, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueSVMMapARM(cl_command_queue command_queue, |
|
cl_bool blocking_map, |
|
cl_map_flags flags, |
|
void * svm_ptr, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueSVMUnmapARM(cl_command_queue command_queue, |
|
void * svm_ptr, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event * event_wait_list, |
|
cl_event * event) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clSetKernelArgSVMPointerARM(cl_kernel kernel, |
|
cl_uint arg_index, |
|
const void * arg_value) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clSetKernelExecInfoARM(cl_kernel kernel, |
|
cl_kernel_exec_info_arm param_name, |
|
size_t param_value_size, |
|
const void * param_value) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
|
|
#ifdef CL_VERSION_1_2 |
|
|
|
#define cl_arm_get_core_id 1 |
|
|
|
|
|
#define CL_DEVICE_COMPUTE_UNITS_BITFIELD_ARM 0x40BF |
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
|
|
#define cl_arm_job_slot_selection 1 |
|
|
|
|
|
#define CL_DEVICE_JOB_SLOTS_ARM 0x41E0 |
|
|
|
|
|
#define CL_QUEUE_JOB_SLOT_ARM 0x41E1 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_arm_scheduling_controls 1 |
|
|
|
typedef cl_bitfield cl_device_scheduling_controls_capabilities_arm; |
|
|
|
|
|
#define CL_DEVICE_SCHEDULING_CONTROLS_CAPABILITIES_ARM 0x41E4 |
|
|
|
#define CL_DEVICE_SCHEDULING_KERNEL_BATCHING_ARM (1 << 0) |
|
#define CL_DEVICE_SCHEDULING_WORKGROUP_BATCH_SIZE_ARM (1 << 1) |
|
#define CL_DEVICE_SCHEDULING_WORKGROUP_BATCH_SIZE_MODIFIER_ARM (1 << 2) |
|
#define CL_DEVICE_SCHEDULING_DEFERRED_FLUSH_ARM (1 << 3) |
|
#define CL_DEVICE_SCHEDULING_REGISTER_ALLOCATION_ARM (1 << 4) |
|
#define CL_DEVICE_SCHEDULING_WARP_THROTTLING_ARM (1 << 5) |
|
#define CL_DEVICE_SCHEDULING_COMPUTE_UNIT_BATCH_QUEUE_SIZE_ARM (1 << 6) |
|
|
|
#define CL_DEVICE_SUPPORTED_REGISTER_ALLOCATIONS_ARM 0x41EB |
|
#define CL_DEVICE_MAX_WARP_COUNT_ARM 0x41EA |
|
|
|
|
|
#define CL_KERNEL_MAX_WARP_COUNT_ARM 0x41E9 |
|
|
|
|
|
#define CL_KERNEL_EXEC_INFO_WORKGROUP_BATCH_SIZE_ARM 0x41E5 |
|
#define CL_KERNEL_EXEC_INFO_WORKGROUP_BATCH_SIZE_MODIFIER_ARM 0x41E6 |
|
#define CL_KERNEL_EXEC_INFO_WARP_COUNT_LIMIT_ARM 0x41E8 |
|
#define CL_KERNEL_EXEC_INFO_COMPUTE_UNIT_MAX_QUEUED_BATCHES_ARM 0x41F1 |
|
|
|
|
|
#define CL_QUEUE_KERNEL_BATCHING_ARM 0x41E7 |
|
#define CL_QUEUE_DEFERRED_FLUSH_ARM 0x41EC |
|
|
|
|
|
|
|
|
|
|
|
#define cl_arm_controlled_kernel_termination 1 |
|
|
|
|
|
#define CL_COMMAND_TERMINATED_ITSELF_WITH_FAILURE_ARM -1108 |
|
|
|
|
|
#define CL_DEVICE_CONTROLLED_TERMINATION_CAPABILITIES_ARM 0x41EE |
|
|
|
|
|
typedef cl_bitfield cl_device_controlled_termination_capabilities_arm; |
|
|
|
#define CL_DEVICE_CONTROLLED_TERMINATION_SUCCESS_ARM (1 << 0) |
|
#define CL_DEVICE_CONTROLLED_TERMINATION_FAILURE_ARM (1 << 1) |
|
#define CL_DEVICE_CONTROLLED_TERMINATION_QUERY_ARM (1 << 2) |
|
|
|
|
|
#define CL_EVENT_COMMAND_TERMINATION_REASON_ARM 0x41ED |
|
|
|
|
|
typedef cl_uint cl_command_termination_reason_arm; |
|
|
|
#define CL_COMMAND_TERMINATION_COMPLETION_ARM 0 |
|
#define CL_COMMAND_TERMINATION_CONTROLLED_SUCCESS_ARM 1 |
|
#define CL_COMMAND_TERMINATION_CONTROLLED_FAILURE_ARM 2 |
|
#define CL_COMMAND_TERMINATION_ERROR_ARM 3 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_arm_protected_memory_allocation 1 |
|
|
|
#define CL_MEM_PROTECTED_ALLOC_ARM (1ULL << 36) |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_exec_by_local_thread 1 |
|
|
|
#define CL_QUEUE_THREAD_LOCAL_EXEC_ENABLE_INTEL (((cl_bitfield)1) << 31) |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_device_attribute_query 1 |
|
|
|
typedef cl_bitfield cl_device_feature_capabilities_intel; |
|
|
|
|
|
#define CL_DEVICE_FEATURE_FLAG_DP4A_INTEL (1 << 0) |
|
#define CL_DEVICE_FEATURE_FLAG_DPAS_INTEL (1 << 1) |
|
|
|
|
|
#define CL_DEVICE_IP_VERSION_INTEL 0x4250 |
|
#define CL_DEVICE_ID_INTEL 0x4251 |
|
#define CL_DEVICE_NUM_SLICES_INTEL 0x4252 |
|
#define CL_DEVICE_NUM_SUB_SLICES_PER_SLICE_INTEL 0x4253 |
|
#define CL_DEVICE_NUM_EUS_PER_SUB_SLICE_INTEL 0x4254 |
|
#define CL_DEVICE_NUM_THREADS_PER_EU_INTEL 0x4255 |
|
#define CL_DEVICE_FEATURE_CAPABILITIES_INTEL 0x4256 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_device_partition_by_names 1 |
|
|
|
#define CL_DEVICE_PARTITION_BY_NAMES_INTEL 0x4052 |
|
#define CL_PARTITION_BY_NAMES_LIST_END_INTEL -1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_accelerator 1 |
|
#define cl_intel_motion_estimation 1 |
|
#define cl_intel_advanced_motion_estimation 1 |
|
|
|
typedef struct _cl_accelerator_intel* cl_accelerator_intel; |
|
typedef cl_uint cl_accelerator_type_intel; |
|
typedef cl_uint cl_accelerator_info_intel; |
|
|
|
typedef struct _cl_motion_estimation_desc_intel { |
|
cl_uint mb_block_type; |
|
cl_uint subpixel_mode; |
|
cl_uint sad_adjust_mode; |
|
cl_uint search_path_type; |
|
} cl_motion_estimation_desc_intel; |
|
|
|
|
|
#define CL_INVALID_ACCELERATOR_INTEL -1094 |
|
#define CL_INVALID_ACCELERATOR_TYPE_INTEL -1095 |
|
#define CL_INVALID_ACCELERATOR_DESCRIPTOR_INTEL -1096 |
|
#define CL_ACCELERATOR_TYPE_NOT_SUPPORTED_INTEL -1097 |
|
|
|
|
|
#define CL_ACCELERATOR_TYPE_MOTION_ESTIMATION_INTEL 0x0 |
|
|
|
|
|
#define CL_ACCELERATOR_DESCRIPTOR_INTEL 0x4090 |
|
#define CL_ACCELERATOR_REFERENCE_COUNT_INTEL 0x4091 |
|
#define CL_ACCELERATOR_CONTEXT_INTEL 0x4092 |
|
#define CL_ACCELERATOR_TYPE_INTEL 0x4093 |
|
|
|
|
|
#define CL_ME_MB_TYPE_16x16_INTEL 0x0 |
|
#define CL_ME_MB_TYPE_8x8_INTEL 0x1 |
|
#define CL_ME_MB_TYPE_4x4_INTEL 0x2 |
|
|
|
#define CL_ME_SUBPIXEL_MODE_INTEGER_INTEL 0x0 |
|
#define CL_ME_SUBPIXEL_MODE_HPEL_INTEL 0x1 |
|
#define CL_ME_SUBPIXEL_MODE_QPEL_INTEL 0x2 |
|
|
|
#define CL_ME_SAD_ADJUST_MODE_NONE_INTEL 0x0 |
|
#define CL_ME_SAD_ADJUST_MODE_HAAR_INTEL 0x1 |
|
|
|
#define CL_ME_SEARCH_PATH_RADIUS_2_2_INTEL 0x0 |
|
#define CL_ME_SEARCH_PATH_RADIUS_4_4_INTEL 0x1 |
|
#define CL_ME_SEARCH_PATH_RADIUS_16_12_INTEL 0x5 |
|
|
|
#define CL_ME_SKIP_BLOCK_TYPE_16x16_INTEL 0x0 |
|
#define CL_ME_CHROMA_INTRA_PREDICT_ENABLED_INTEL 0x1 |
|
#define CL_ME_LUMA_INTRA_PREDICT_ENABLED_INTEL 0x2 |
|
#define CL_ME_SKIP_BLOCK_TYPE_8x8_INTEL 0x4 |
|
|
|
#define CL_ME_FORWARD_INPUT_MODE_INTEL 0x1 |
|
#define CL_ME_BACKWARD_INPUT_MODE_INTEL 0x2 |
|
#define CL_ME_BIDIRECTION_INPUT_MODE_INTEL 0x3 |
|
|
|
#define CL_ME_BIDIR_WEIGHT_QUARTER_INTEL 16 |
|
#define CL_ME_BIDIR_WEIGHT_THIRD_INTEL 21 |
|
#define CL_ME_BIDIR_WEIGHT_HALF_INTEL 32 |
|
#define CL_ME_BIDIR_WEIGHT_TWO_THIRD_INTEL 43 |
|
#define CL_ME_BIDIR_WEIGHT_THREE_QUARTER_INTEL 48 |
|
|
|
#define CL_ME_COST_PENALTY_NONE_INTEL 0x0 |
|
#define CL_ME_COST_PENALTY_LOW_INTEL 0x1 |
|
#define CL_ME_COST_PENALTY_NORMAL_INTEL 0x2 |
|
#define CL_ME_COST_PENALTY_HIGH_INTEL 0x3 |
|
|
|
#define CL_ME_COST_PRECISION_QPEL_INTEL 0x0 |
|
#define CL_ME_COST_PRECISION_HPEL_INTEL 0x1 |
|
#define CL_ME_COST_PRECISION_PEL_INTEL 0x2 |
|
#define CL_ME_COST_PRECISION_DPEL_INTEL 0x3 |
|
|
|
#define CL_ME_LUMA_PREDICTOR_MODE_VERTICAL_INTEL 0x0 |
|
#define CL_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_INTEL 0x1 |
|
#define CL_ME_LUMA_PREDICTOR_MODE_DC_INTEL 0x2 |
|
#define CL_ME_LUMA_PREDICTOR_MODE_DIAGONAL_DOWN_LEFT_INTEL 0x3 |
|
|
|
#define CL_ME_LUMA_PREDICTOR_MODE_DIAGONAL_DOWN_RIGHT_INTEL 0x4 |
|
#define CL_ME_LUMA_PREDICTOR_MODE_PLANE_INTEL 0x4 |
|
#define CL_ME_LUMA_PREDICTOR_MODE_VERTICAL_RIGHT_INTEL 0x5 |
|
#define CL_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_DOWN_INTEL 0x6 |
|
#define CL_ME_LUMA_PREDICTOR_MODE_VERTICAL_LEFT_INTEL 0x7 |
|
#define CL_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_UP_INTEL 0x8 |
|
|
|
#define CL_ME_CHROMA_PREDICTOR_MODE_DC_INTEL 0x0 |
|
#define CL_ME_CHROMA_PREDICTOR_MODE_HORIZONTAL_INTEL 0x1 |
|
#define CL_ME_CHROMA_PREDICTOR_MODE_VERTICAL_INTEL 0x2 |
|
#define CL_ME_CHROMA_PREDICTOR_MODE_PLANE_INTEL 0x3 |
|
|
|
|
|
#define CL_DEVICE_ME_VERSION_INTEL 0x407E |
|
|
|
#define CL_ME_VERSION_LEGACY_INTEL 0x0 |
|
#define CL_ME_VERSION_ADVANCED_VER_1_INTEL 0x1 |
|
#define CL_ME_VERSION_ADVANCED_VER_2_INTEL 0x2 |
|
|
|
extern CL_API_ENTRY cl_accelerator_intel CL_API_CALL |
|
clCreateAcceleratorINTEL( |
|
cl_context context, |
|
cl_accelerator_type_intel accelerator_type, |
|
size_t descriptor_size, |
|
const void* descriptor, |
|
cl_int* errcode_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_accelerator_intel (CL_API_CALL *clCreateAcceleratorINTEL_fn)( |
|
cl_context context, |
|
cl_accelerator_type_intel accelerator_type, |
|
size_t descriptor_size, |
|
const void* descriptor, |
|
cl_int* errcode_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetAcceleratorInfoINTEL( |
|
cl_accelerator_intel accelerator, |
|
cl_accelerator_info_intel param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int (CL_API_CALL *clGetAcceleratorInfoINTEL_fn)( |
|
cl_accelerator_intel accelerator, |
|
cl_accelerator_info_intel param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clRetainAcceleratorINTEL( |
|
cl_accelerator_intel accelerator) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int (CL_API_CALL *clRetainAcceleratorINTEL_fn)( |
|
cl_accelerator_intel accelerator) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clReleaseAcceleratorINTEL( |
|
cl_accelerator_intel accelerator) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
typedef cl_int (CL_API_CALL *clReleaseAcceleratorINTEL_fn)( |
|
cl_accelerator_intel accelerator) CL_API_SUFFIX__VERSION_1_2; |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_simultaneous_sharing 1 |
|
|
|
#define CL_DEVICE_SIMULTANEOUS_INTEROPS_INTEL 0x4104 |
|
#define CL_DEVICE_NUM_SIMULTANEOUS_INTEROPS_INTEL 0x4105 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_egl_image_yuv 1 |
|
|
|
#define CL_EGL_YUV_PLANE_INTEL 0x4107 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_packed_yuv 1 |
|
|
|
#define CL_YUYV_INTEL 0x4076 |
|
#define CL_UYVY_INTEL 0x4077 |
|
#define CL_YVYU_INTEL 0x4078 |
|
#define CL_VYUY_INTEL 0x4079 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_required_subgroup_size 1 |
|
|
|
#define CL_DEVICE_SUB_GROUP_SIZES_INTEL 0x4108 |
|
#define CL_KERNEL_SPILL_MEM_SIZE_INTEL 0x4109 |
|
#define CL_KERNEL_COMPILE_SUB_GROUP_SIZE_INTEL 0x410A |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_driver_diagnostics 1 |
|
|
|
typedef cl_uint cl_diagnostics_verbose_level; |
|
|
|
#define CL_CONTEXT_SHOW_DIAGNOSTICS_INTEL 0x4106 |
|
|
|
#define CL_CONTEXT_DIAGNOSTICS_LEVEL_ALL_INTEL ( 0xff ) |
|
#define CL_CONTEXT_DIAGNOSTICS_LEVEL_GOOD_INTEL ( 1 ) |
|
#define CL_CONTEXT_DIAGNOSTICS_LEVEL_BAD_INTEL ( 1 << 1 ) |
|
#define CL_CONTEXT_DIAGNOSTICS_LEVEL_NEUTRAL_INTEL ( 1 << 2 ) |
|
|
|
|
|
|
|
|
|
|
|
#define CL_NV12_INTEL 0x410E |
|
|
|
#define CL_MEM_NO_ACCESS_INTEL ( 1 << 24 ) |
|
#define CL_MEM_ACCESS_FLAGS_UNRESTRICTED_INTEL ( 1 << 25 ) |
|
|
|
#define CL_DEVICE_PLANAR_YUV_MAX_WIDTH_INTEL 0x417E |
|
#define CL_DEVICE_PLANAR_YUV_MAX_HEIGHT_INTEL 0x417F |
|
|
|
|
|
|
|
|
|
|
|
#define CL_DEVICE_AVC_ME_VERSION_INTEL 0x410B |
|
#define CL_DEVICE_AVC_ME_SUPPORTS_TEXTURE_SAMPLER_USE_INTEL 0x410C |
|
#define CL_DEVICE_AVC_ME_SUPPORTS_PREEMPTION_INTEL 0x410D |
|
|
|
#define CL_AVC_ME_VERSION_0_INTEL 0x0 |
|
#define CL_AVC_ME_VERSION_1_INTEL 0x1 |
|
|
|
#define CL_AVC_ME_MAJOR_16x16_INTEL 0x0 |
|
#define CL_AVC_ME_MAJOR_16x8_INTEL 0x1 |
|
#define CL_AVC_ME_MAJOR_8x16_INTEL 0x2 |
|
#define CL_AVC_ME_MAJOR_8x8_INTEL 0x3 |
|
|
|
#define CL_AVC_ME_MINOR_8x8_INTEL 0x0 |
|
#define CL_AVC_ME_MINOR_8x4_INTEL 0x1 |
|
#define CL_AVC_ME_MINOR_4x8_INTEL 0x2 |
|
#define CL_AVC_ME_MINOR_4x4_INTEL 0x3 |
|
|
|
#define CL_AVC_ME_MAJOR_FORWARD_INTEL 0x0 |
|
#define CL_AVC_ME_MAJOR_BACKWARD_INTEL 0x1 |
|
#define CL_AVC_ME_MAJOR_BIDIRECTIONAL_INTEL 0x2 |
|
|
|
#define CL_AVC_ME_PARTITION_MASK_ALL_INTEL 0x0 |
|
#define CL_AVC_ME_PARTITION_MASK_16x16_INTEL 0x7E |
|
#define CL_AVC_ME_PARTITION_MASK_16x8_INTEL 0x7D |
|
#define CL_AVC_ME_PARTITION_MASK_8x16_INTEL 0x7B |
|
#define CL_AVC_ME_PARTITION_MASK_8x8_INTEL 0x77 |
|
#define CL_AVC_ME_PARTITION_MASK_8x4_INTEL 0x6F |
|
#define CL_AVC_ME_PARTITION_MASK_4x8_INTEL 0x5F |
|
#define CL_AVC_ME_PARTITION_MASK_4x4_INTEL 0x3F |
|
|
|
#define CL_AVC_ME_SEARCH_WINDOW_EXHAUSTIVE_INTEL 0x0 |
|
#define CL_AVC_ME_SEARCH_WINDOW_SMALL_INTEL 0x1 |
|
#define CL_AVC_ME_SEARCH_WINDOW_TINY_INTEL 0x2 |
|
#define CL_AVC_ME_SEARCH_WINDOW_EXTRA_TINY_INTEL 0x3 |
|
#define CL_AVC_ME_SEARCH_WINDOW_DIAMOND_INTEL 0x4 |
|
#define CL_AVC_ME_SEARCH_WINDOW_LARGE_DIAMOND_INTEL 0x5 |
|
#define CL_AVC_ME_SEARCH_WINDOW_RESERVED0_INTEL 0x6 |
|
#define CL_AVC_ME_SEARCH_WINDOW_RESERVED1_INTEL 0x7 |
|
#define CL_AVC_ME_SEARCH_WINDOW_CUSTOM_INTEL 0x8 |
|
#define CL_AVC_ME_SEARCH_WINDOW_16x12_RADIUS_INTEL 0x9 |
|
#define CL_AVC_ME_SEARCH_WINDOW_4x4_RADIUS_INTEL 0x2 |
|
#define CL_AVC_ME_SEARCH_WINDOW_2x2_RADIUS_INTEL 0xa |
|
|
|
#define CL_AVC_ME_SAD_ADJUST_MODE_NONE_INTEL 0x0 |
|
#define CL_AVC_ME_SAD_ADJUST_MODE_HAAR_INTEL 0x2 |
|
|
|
#define CL_AVC_ME_SUBPIXEL_MODE_INTEGER_INTEL 0x0 |
|
#define CL_AVC_ME_SUBPIXEL_MODE_HPEL_INTEL 0x1 |
|
#define CL_AVC_ME_SUBPIXEL_MODE_QPEL_INTEL 0x3 |
|
|
|
#define CL_AVC_ME_COST_PRECISION_QPEL_INTEL 0x0 |
|
#define CL_AVC_ME_COST_PRECISION_HPEL_INTEL 0x1 |
|
#define CL_AVC_ME_COST_PRECISION_PEL_INTEL 0x2 |
|
#define CL_AVC_ME_COST_PRECISION_DPEL_INTEL 0x3 |
|
|
|
#define CL_AVC_ME_BIDIR_WEIGHT_QUARTER_INTEL 0x10 |
|
#define CL_AVC_ME_BIDIR_WEIGHT_THIRD_INTEL 0x15 |
|
#define CL_AVC_ME_BIDIR_WEIGHT_HALF_INTEL 0x20 |
|
#define CL_AVC_ME_BIDIR_WEIGHT_TWO_THIRD_INTEL 0x2B |
|
#define CL_AVC_ME_BIDIR_WEIGHT_THREE_QUARTER_INTEL 0x30 |
|
|
|
#define CL_AVC_ME_BORDER_REACHED_LEFT_INTEL 0x0 |
|
#define CL_AVC_ME_BORDER_REACHED_RIGHT_INTEL 0x2 |
|
#define CL_AVC_ME_BORDER_REACHED_TOP_INTEL 0x4 |
|
#define CL_AVC_ME_BORDER_REACHED_BOTTOM_INTEL 0x8 |
|
|
|
#define CL_AVC_ME_SKIP_BLOCK_PARTITION_16x16_INTEL 0x0 |
|
#define CL_AVC_ME_SKIP_BLOCK_PARTITION_8x8_INTEL 0x4000 |
|
|
|
#define CL_AVC_ME_SKIP_BLOCK_16x16_FORWARD_ENABLE_INTEL ( 0x1 << 24 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_16x16_BACKWARD_ENABLE_INTEL ( 0x2 << 24 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_16x16_DUAL_ENABLE_INTEL ( 0x3 << 24 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_FORWARD_ENABLE_INTEL ( 0x55 << 24 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_BACKWARD_ENABLE_INTEL ( 0xAA << 24 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_DUAL_ENABLE_INTEL ( 0xFF << 24 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_0_FORWARD_ENABLE_INTEL ( 0x1 << 24 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_0_BACKWARD_ENABLE_INTEL ( 0x2 << 24 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_1_FORWARD_ENABLE_INTEL ( 0x1 << 26 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_1_BACKWARD_ENABLE_INTEL ( 0x2 << 26 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_2_FORWARD_ENABLE_INTEL ( 0x1 << 28 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_2_BACKWARD_ENABLE_INTEL ( 0x2 << 28 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_3_FORWARD_ENABLE_INTEL ( 0x1 << 30 ) |
|
#define CL_AVC_ME_SKIP_BLOCK_8x8_3_BACKWARD_ENABLE_INTEL ( 0x2 << 30 ) |
|
|
|
#define CL_AVC_ME_BLOCK_BASED_SKIP_4x4_INTEL 0x00 |
|
#define CL_AVC_ME_BLOCK_BASED_SKIP_8x8_INTEL 0x80 |
|
|
|
#define CL_AVC_ME_INTRA_16x16_INTEL 0x0 |
|
#define CL_AVC_ME_INTRA_8x8_INTEL 0x1 |
|
#define CL_AVC_ME_INTRA_4x4_INTEL 0x2 |
|
|
|
#define CL_AVC_ME_INTRA_LUMA_PARTITION_MASK_16x16_INTEL 0x6 |
|
#define CL_AVC_ME_INTRA_LUMA_PARTITION_MASK_8x8_INTEL 0x5 |
|
#define CL_AVC_ME_INTRA_LUMA_PARTITION_MASK_4x4_INTEL 0x3 |
|
|
|
#define CL_AVC_ME_INTRA_NEIGHBOR_LEFT_MASK_ENABLE_INTEL 0x60 |
|
#define CL_AVC_ME_INTRA_NEIGHBOR_UPPER_MASK_ENABLE_INTEL 0x10 |
|
#define CL_AVC_ME_INTRA_NEIGHBOR_UPPER_RIGHT_MASK_ENABLE_INTEL 0x8 |
|
#define CL_AVC_ME_INTRA_NEIGHBOR_UPPER_LEFT_MASK_ENABLE_INTEL 0x4 |
|
|
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_VERTICAL_INTEL 0x0 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_INTEL 0x1 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_DC_INTEL 0x2 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_DIAGONAL_DOWN_LEFT_INTEL 0x3 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_DIAGONAL_DOWN_RIGHT_INTEL 0x4 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_PLANE_INTEL 0x4 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_VERTICAL_RIGHT_INTEL 0x5 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_DOWN_INTEL 0x6 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_VERTICAL_LEFT_INTEL 0x7 |
|
#define CL_AVC_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_UP_INTEL 0x8 |
|
#define CL_AVC_ME_CHROMA_PREDICTOR_MODE_DC_INTEL 0x0 |
|
#define CL_AVC_ME_CHROMA_PREDICTOR_MODE_HORIZONTAL_INTEL 0x1 |
|
#define CL_AVC_ME_CHROMA_PREDICTOR_MODE_VERTICAL_INTEL 0x2 |
|
#define CL_AVC_ME_CHROMA_PREDICTOR_MODE_PLANE_INTEL 0x3 |
|
|
|
#define CL_AVC_ME_FRAME_FORWARD_INTEL 0x1 |
|
#define CL_AVC_ME_FRAME_BACKWARD_INTEL 0x2 |
|
#define CL_AVC_ME_FRAME_DUAL_INTEL 0x3 |
|
|
|
#define CL_AVC_ME_SLICE_TYPE_PRED_INTEL 0x0 |
|
#define CL_AVC_ME_SLICE_TYPE_BPRED_INTEL 0x1 |
|
#define CL_AVC_ME_SLICE_TYPE_INTRA_INTEL 0x2 |
|
|
|
#define CL_AVC_ME_INTERLACED_SCAN_TOP_FIELD_INTEL 0x0 |
|
#define CL_AVC_ME_INTERLACED_SCAN_BOTTOM_FIELD_INTEL 0x1 |
|
|
|
|
|
|
|
|
|
#define cl_intel_unified_shared_memory 1 |
|
|
|
typedef cl_bitfield cl_device_unified_shared_memory_capabilities_intel; |
|
typedef cl_properties cl_mem_properties_intel; |
|
typedef cl_bitfield cl_mem_alloc_flags_intel; |
|
typedef cl_uint cl_mem_info_intel; |
|
typedef cl_uint cl_unified_shared_memory_type_intel; |
|
typedef cl_uint cl_mem_advice_intel; |
|
|
|
|
|
#define CL_DEVICE_HOST_MEM_CAPABILITIES_INTEL 0x4190 |
|
#define CL_DEVICE_DEVICE_MEM_CAPABILITIES_INTEL 0x4191 |
|
#define CL_DEVICE_SINGLE_DEVICE_SHARED_MEM_CAPABILITIES_INTEL 0x4192 |
|
#define CL_DEVICE_CROSS_DEVICE_SHARED_MEM_CAPABILITIES_INTEL 0x4193 |
|
#define CL_DEVICE_SHARED_SYSTEM_MEM_CAPABILITIES_INTEL 0x4194 |
|
|
|
|
|
#define CL_UNIFIED_SHARED_MEMORY_ACCESS_INTEL (1 << 0) |
|
#define CL_UNIFIED_SHARED_MEMORY_ATOMIC_ACCESS_INTEL (1 << 1) |
|
#define CL_UNIFIED_SHARED_MEMORY_CONCURRENT_ACCESS_INTEL (1 << 2) |
|
#define CL_UNIFIED_SHARED_MEMORY_CONCURRENT_ATOMIC_ACCESS_INTEL (1 << 3) |
|
|
|
|
|
#define CL_MEM_ALLOC_FLAGS_INTEL 0x4195 |
|
|
|
|
|
#define CL_MEM_ALLOC_WRITE_COMBINED_INTEL (1 << 0) |
|
#define CL_MEM_ALLOC_INITIAL_PLACEMENT_DEVICE_INTEL (1 << 1) |
|
#define CL_MEM_ALLOC_INITIAL_PLACEMENT_HOST_INTEL (1 << 2) |
|
|
|
|
|
#define CL_MEM_ALLOC_TYPE_INTEL 0x419A |
|
#define CL_MEM_ALLOC_BASE_PTR_INTEL 0x419B |
|
#define CL_MEM_ALLOC_SIZE_INTEL 0x419C |
|
#define CL_MEM_ALLOC_DEVICE_INTEL 0x419D |
|
|
|
|
|
#define CL_MEM_TYPE_UNKNOWN_INTEL 0x4196 |
|
#define CL_MEM_TYPE_HOST_INTEL 0x4197 |
|
#define CL_MEM_TYPE_DEVICE_INTEL 0x4198 |
|
#define CL_MEM_TYPE_SHARED_INTEL 0x4199 |
|
|
|
|
|
#define CL_KERNEL_EXEC_INFO_INDIRECT_HOST_ACCESS_INTEL 0x4200 |
|
#define CL_KERNEL_EXEC_INFO_INDIRECT_DEVICE_ACCESS_INTEL 0x4201 |
|
#define CL_KERNEL_EXEC_INFO_INDIRECT_SHARED_ACCESS_INTEL 0x4202 |
|
#define CL_KERNEL_EXEC_INFO_USM_PTRS_INTEL 0x4203 |
|
|
|
|
|
#define CL_COMMAND_MEMFILL_INTEL 0x4204 |
|
#define CL_COMMAND_MEMCPY_INTEL 0x4205 |
|
#define CL_COMMAND_MIGRATEMEM_INTEL 0x4206 |
|
#define CL_COMMAND_MEMADVISE_INTEL 0x4207 |
|
|
|
|
|
typedef void* (CL_API_CALL * |
|
clHostMemAllocINTEL_fn)( |
|
cl_context context, |
|
const cl_mem_properties_intel* properties, |
|
size_t size, |
|
cl_uint alignment, |
|
cl_int* errcode_ret) ; |
|
|
|
typedef void* (CL_API_CALL * |
|
clDeviceMemAllocINTEL_fn)( |
|
cl_context context, |
|
cl_device_id device, |
|
const cl_mem_properties_intel* properties, |
|
size_t size, |
|
cl_uint alignment, |
|
cl_int* errcode_ret) ; |
|
|
|
typedef void* (CL_API_CALL * |
|
clSharedMemAllocINTEL_fn)( |
|
cl_context context, |
|
cl_device_id device, |
|
const cl_mem_properties_intel* properties, |
|
size_t size, |
|
cl_uint alignment, |
|
cl_int* errcode_ret) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clMemFreeINTEL_fn)( |
|
cl_context context, |
|
void* ptr) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clMemBlockingFreeINTEL_fn)( |
|
cl_context context, |
|
void* ptr) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clGetMemAllocInfoINTEL_fn)( |
|
cl_context context, |
|
const void* ptr, |
|
cl_mem_info_intel param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clSetKernelArgMemPointerINTEL_fn)( |
|
cl_kernel kernel, |
|
cl_uint arg_index, |
|
const void* arg_value) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueMemFillINTEL_fn)( |
|
cl_command_queue command_queue, |
|
void* dst_ptr, |
|
const void* pattern, |
|
size_t pattern_size, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueMemcpyINTEL_fn)( |
|
cl_command_queue command_queue, |
|
cl_bool blocking, |
|
void* dst_ptr, |
|
const void* src_ptr, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueMemAdviseINTEL_fn)( |
|
cl_command_queue command_queue, |
|
const void* ptr, |
|
size_t size, |
|
cl_mem_advice_intel advice, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
#ifndef CL_NO_PROTOTYPES |
|
|
|
extern CL_API_ENTRY void* CL_API_CALL |
|
clHostMemAllocINTEL( |
|
cl_context context, |
|
const cl_mem_properties_intel* properties, |
|
size_t size, |
|
cl_uint alignment, |
|
cl_int* errcode_ret) ; |
|
|
|
extern CL_API_ENTRY void* CL_API_CALL |
|
clDeviceMemAllocINTEL( |
|
cl_context context, |
|
cl_device_id device, |
|
const cl_mem_properties_intel* properties, |
|
size_t size, |
|
cl_uint alignment, |
|
cl_int* errcode_ret) ; |
|
|
|
extern CL_API_ENTRY void* CL_API_CALL |
|
clSharedMemAllocINTEL( |
|
cl_context context, |
|
cl_device_id device, |
|
const cl_mem_properties_intel* properties, |
|
size_t size, |
|
cl_uint alignment, |
|
cl_int* errcode_ret) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clMemFreeINTEL( |
|
cl_context context, |
|
void* ptr) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clMemBlockingFreeINTEL( |
|
cl_context context, |
|
void* ptr) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetMemAllocInfoINTEL( |
|
cl_context context, |
|
const void* ptr, |
|
cl_mem_info_intel param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clSetKernelArgMemPointerINTEL( |
|
cl_kernel kernel, |
|
cl_uint arg_index, |
|
const void* arg_value) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueMemFillINTEL( |
|
cl_command_queue command_queue, |
|
void* dst_ptr, |
|
const void* pattern, |
|
size_t pattern_size, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueMemcpyINTEL( |
|
cl_command_queue command_queue, |
|
cl_bool blocking, |
|
void* dst_ptr, |
|
const void* src_ptr, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueMemAdviseINTEL( |
|
cl_command_queue command_queue, |
|
const void* ptr, |
|
size_t size, |
|
cl_mem_advice_intel advice, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
#endif |
|
|
|
#if defined(CL_VERSION_1_2) |
|
|
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueMigrateMemINTEL_fn)( |
|
cl_command_queue command_queue, |
|
const void* ptr, |
|
size_t size, |
|
cl_mem_migration_flags flags, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
#ifndef CL_NO_PROTOTYPES |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueMigrateMemINTEL( |
|
cl_command_queue command_queue, |
|
const void* ptr, |
|
size_t size, |
|
cl_mem_migration_flags flags, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
#endif |
|
|
|
#endif |
|
|
|
|
|
|
|
typedef cl_int (CL_API_CALL * |
|
clEnqueueMemsetINTEL_fn)( |
|
cl_command_queue command_queue, |
|
void* dst_ptr, |
|
cl_int value, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
#ifndef CL_NO_PROTOTYPES |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clEnqueueMemsetINTEL( |
|
cl_command_queue command_queue, |
|
void* dst_ptr, |
|
cl_int value, |
|
size_t size, |
|
cl_uint num_events_in_wait_list, |
|
const cl_event* event_wait_list, |
|
cl_event* event) ; |
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
#define cl_intel_mem_alloc_buffer_location 1 |
|
#define CL_INTEL_MEM_ALLOC_BUFFER_LOCATION_EXTENSION_NAME \ |
|
"cl_intel_mem_alloc_buffer_location" |
|
|
|
|
|
#define CL_MEM_ALLOC_BUFFER_LOCATION_INTEL 0x419E |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_create_buffer_with_properties 1 |
|
|
|
extern CL_API_ENTRY cl_mem CL_API_CALL |
|
clCreateBufferWithPropertiesINTEL( |
|
cl_context context, |
|
const cl_mem_properties_intel* properties, |
|
cl_mem_flags flags, |
|
size_t size, |
|
void * host_ptr, |
|
cl_int * errcode_ret) CL_API_SUFFIX__VERSION_1_0; |
|
|
|
typedef cl_mem (CL_API_CALL * |
|
clCreateBufferWithPropertiesINTEL_fn)( |
|
cl_context context, |
|
const cl_mem_properties_intel* properties, |
|
cl_mem_flags flags, |
|
size_t size, |
|
void * host_ptr, |
|
cl_int * errcode_ret) CL_API_SUFFIX__VERSION_1_0; |
|
|
|
|
|
|
|
|
|
|
|
#define CL_MEM_CHANNEL_INTEL 0x4213 |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_mem_force_host_memory 1 |
|
|
|
|
|
#define CL_MEM_FORCE_HOST_MEMORY_INTEL (1 << 20) |
|
|
|
|
|
|
|
|
|
#define cl_intel_command_queue_families 1 |
|
|
|
typedef cl_bitfield cl_command_queue_capabilities_intel; |
|
|
|
#define CL_QUEUE_FAMILY_MAX_NAME_SIZE_INTEL 64 |
|
|
|
typedef struct _cl_queue_family_properties_intel { |
|
cl_command_queue_properties properties; |
|
cl_command_queue_capabilities_intel capabilities; |
|
cl_uint count; |
|
char name[CL_QUEUE_FAMILY_MAX_NAME_SIZE_INTEL]; |
|
} cl_queue_family_properties_intel; |
|
|
|
|
|
#define CL_DEVICE_QUEUE_FAMILY_PROPERTIES_INTEL 0x418B |
|
|
|
|
|
#define CL_QUEUE_FAMILY_INTEL 0x418C |
|
#define CL_QUEUE_INDEX_INTEL 0x418D |
|
|
|
|
|
#define CL_QUEUE_DEFAULT_CAPABILITIES_INTEL 0 |
|
#define CL_QUEUE_CAPABILITY_CREATE_SINGLE_QUEUE_EVENTS_INTEL (1 << 0) |
|
#define CL_QUEUE_CAPABILITY_CREATE_CROSS_QUEUE_EVENTS_INTEL (1 << 1) |
|
#define CL_QUEUE_CAPABILITY_SINGLE_QUEUE_EVENT_WAIT_LIST_INTEL (1 << 2) |
|
#define CL_QUEUE_CAPABILITY_CROSS_QUEUE_EVENT_WAIT_LIST_INTEL (1 << 3) |
|
#define CL_QUEUE_CAPABILITY_TRANSFER_BUFFER_INTEL (1 << 8) |
|
#define CL_QUEUE_CAPABILITY_TRANSFER_BUFFER_RECT_INTEL (1 << 9) |
|
#define CL_QUEUE_CAPABILITY_MAP_BUFFER_INTEL (1 << 10) |
|
#define CL_QUEUE_CAPABILITY_FILL_BUFFER_INTEL (1 << 11) |
|
#define CL_QUEUE_CAPABILITY_TRANSFER_IMAGE_INTEL (1 << 12) |
|
#define CL_QUEUE_CAPABILITY_MAP_IMAGE_INTEL (1 << 13) |
|
#define CL_QUEUE_CAPABILITY_FILL_IMAGE_INTEL (1 << 14) |
|
#define CL_QUEUE_CAPABILITY_TRANSFER_BUFFER_IMAGE_INTEL (1 << 15) |
|
#define CL_QUEUE_CAPABILITY_TRANSFER_IMAGE_BUFFER_INTEL (1 << 16) |
|
#define CL_QUEUE_CAPABILITY_MARKER_INTEL (1 << 24) |
|
#define CL_QUEUE_CAPABILITY_BARRIER_INTEL (1 << 25) |
|
#define CL_QUEUE_CAPABILITY_KERNEL_INTEL (1 << 26) |
|
|
|
|
|
|
|
|
|
|
|
#define cl_intel_queue_no_sync_operations 1 |
|
|
|
|
|
#define CL_QUEUE_NO_SYNC_OPERATIONS_INTEL (1 << 29) |
|
|
|
|
|
|
|
|
|
#define cl_intel_sharing_format_query 1 |
|
|
|
|
|
|
|
|
|
|
|
#ifdef CL_VERSION_3_0 |
|
|
|
#define cl_ext_image_requirements_info 1 |
|
|
|
typedef cl_uint cl_image_requirements_info_ext; |
|
|
|
#define CL_IMAGE_REQUIREMENTS_ROW_PITCH_ALIGNMENT_EXT 0x1290 |
|
#define CL_IMAGE_REQUIREMENTS_BASE_ADDRESS_ALIGNMENT_EXT 0x1292 |
|
#define CL_IMAGE_REQUIREMENTS_SIZE_EXT 0x12B2 |
|
#define CL_IMAGE_REQUIREMENTS_MAX_WIDTH_EXT 0x12B3 |
|
#define CL_IMAGE_REQUIREMENTS_MAX_HEIGHT_EXT 0x12B4 |
|
#define CL_IMAGE_REQUIREMENTS_MAX_DEPTH_EXT 0x12B5 |
|
#define CL_IMAGE_REQUIREMENTS_MAX_ARRAY_SIZE_EXT 0x12B6 |
|
|
|
extern CL_API_ENTRY cl_int CL_API_CALL |
|
clGetImageRequirementsInfoEXT( |
|
cl_context context, |
|
const cl_mem_properties* properties, |
|
cl_mem_flags flags, |
|
const cl_image_format* image_format, |
|
const cl_image_desc* image_desc, |
|
cl_image_requirements_info_ext param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) CL_API_SUFFIX__VERSION_3_0; |
|
|
|
typedef cl_int (CL_API_CALL * |
|
clGetImageRequirementsInfoEXT_fn)( |
|
cl_context context, |
|
const cl_mem_properties* properties, |
|
cl_mem_flags flags, |
|
const cl_image_format* image_format, |
|
const cl_image_desc* image_desc, |
|
cl_image_requirements_info_ext param_name, |
|
size_t param_value_size, |
|
void* param_value, |
|
size_t* param_value_size_ret) CL_API_SUFFIX__VERSION_3_0; |
|
|
|
#endif |
|
|
|
|
|
|
|
|
|
|
|
#ifdef CL_VERSION_3_0 |
|
|
|
#define cl_ext_image_from_buffer 1 |
|
|
|
#define CL_IMAGE_REQUIREMENTS_SLICE_PITCH_ALIGNMENT_EXT 0x1291 |
|
|
|
#endif |
|
|
|
#ifdef __cplusplus |
|
} |
|
#endif |
|
|
|
|
|
#endif |
|
|