nyu-dice-lab
/

Qwen-2.5-Instruct-Verilog-Reasoning-7B

Text Generation

text-generation-inference

Model card Files Files and versions

Qwen-2.5-Instruct-Verilog-Reasoning-7B

Commit History

Upload tokenizer

7dc7dec
verified

wilyub commited on May 12

Upload Qwen2ForCausalLM

6921676
verified

wilyub commited on May 12

initial commit

4c2ef88
verified

wilyub commited on May 12