rtl-llm
/

qwen2.5coder-32b-origen-verilog-vhdl-chisel-truncate-len1024

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-32b-origen-verilog-vhdl-chisel-truncate-len1024 / .gitattributes

Commit History

Upload tokenizer

aa73137
verified

charleshong3 commited on 25 days ago

initial commit

da87ad4
verified

charleshong3 commited on 25 days ago