rtl-llm
/

qwen2.5coder-32b-origen-verilog-vhdl-chisel-truncate-len1024

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-32b-origen-verilog-vhdl-chisel-truncate-len1024 / model-00006-of-00014.safetensors

Commit History

Upload Qwen2ForCausalLM

28c8d1b
verified

charleshong3 commited on 24 days ago