rtl-llm
/

qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave-len1024

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave-len1024 / merges.txt

charleshong3's picture

Upload tokenizer

1defd22 verified 26 days ago

1.67 MB

File too large to display, you can check the raw version instead.