rtl-llm
/

qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave-len1024

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave-len1024 / .gitattributes

Commit History

Upload tokenizer

1defd22
verified

charleshong3 commited on 26 days ago

initial commit

3d6b7d2
verified

charleshong3 commited on 26 days ago