rtl-llm
/

qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave / .gitattributes

Commit History

Upload tokenizer

537fa87
verified

charleshong3 commited on 28 days ago

initial commit

1364934
verified

charleshong3 commited on 28 days ago