rtl-llm
/

qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave / config.json

Commit History

Upload Qwen2ForCausalLM

7d3a6fe
verified

charleshong3 commited on 26 days ago