rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-chisel-gs8

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-chisel-gs8 / .gitattributes

Commit History

Upload tokenizer

a3a415c
verified

charleshong3 commited on 24 days ago

initial commit

001761c
verified

charleshong3 commited on 24 days ago