rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-chisel-gs8

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-chisel-gs8 / model-00001-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM

339a29e
verified

charleshong3 commited on 24 days ago

Upload Qwen2ForCausalLM

eaae86c
verified

charleshong3 commited on 24 days ago