rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-chisel-interleaved-gs16

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-chisel-interleaved-gs16 / .gitattributes

Commit History

Upload tokenizer

a524ba3
verified

charleshong3 commited on 24 days ago

initial commit

00b504f
verified

charleshong3 commited on 24 days ago