rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-chisel-interleaved-gs16

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-chisel-interleaved-gs16 / model-00002-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM

63a4f91
verified

charleshong3 commited on 24 days ago