rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-chisel-truncate-gs8-2epochs

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-chisel-truncate-gs8-2epochs

Commit History

initial commit

121ba4d
verified

charleshong3 commited on 25 days ago