rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-chisel-truncate

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-chisel-truncate / config.json

Commit History

Upload Qwen2ForCausalLM

505be7e
verified

charleshong3 commited on May 29