rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-chisel

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-chisel

Commit History

Upload tokenizer

8edbf5e
verified

charleshong3 commited on 24 days ago

initial commit

01b7b29
verified

charleshong3 commited on 24 days ago