rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-gs16

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-gs16

Commit History

Upload Qwen2ForCausalLM

37a4596
verified

charleshong3 commited on 23 days ago

Upload tokenizer

650f741
verified

charleshong3 commited on 23 days ago

initial commit

c1935cb
verified

charleshong3 commited on 23 days ago