rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-len768

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-len768

Commit History

Upload Qwen2ForCausalLM

54f1c13
verified

charleshong3 commited on 23 days ago

Upload tokenizer

00af390
verified

charleshong3 commited on 23 days ago

initial commit

e234944
verified

charleshong3 commited on 23 days ago