rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-truncate-interleave-lr2e-5

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-truncate-interleave-lr2e-5

Commit History

Upload Qwen2ForCausalLM

c185b6d
verified

charleshong3 commited on 24 days ago

Upload tokenizer

d48d35c
verified

charleshong3 commited on 24 days ago

initial commit

82dac46
verified

charleshong3 commited on 24 days ago