rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-truncate-interleave-lr2e-5

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-truncate-interleave-lr2e-5 / chat_template.jinja

Commit History

Upload tokenizer

d48d35c
verified

charleshong3 commited on 25 days ago