rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-chisel-batch8

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-chisel-batch8

Commit History

initial commit

31f2b18
verified

charleshong3 commited on 24 days ago