rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-chisel-batch8

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-chisel-batch8 / config.json

Commit History

Upload Qwen2ForCausalLM

f530811
verified

charleshong3 commited on 23 days ago