rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-chisel

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-chisel / model.safetensors.index.json

Commit History

Upload Qwen2ForCausalLM

4eb11d9
verified

charleshong3 commited on May 28