rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-constantlr

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-constantlr

Commit History

initial commit

1e54287
verified

charleshong3 commited on 27 days ago