Hugging Face
Models
Datasets
Spaces
Community
Docs
Enterprise
Pricing
Log In
Sign Up
rtl-llm
/
qwen2.5coder-7b-origen-verilog-vhdl-vhdl-gs16-fixed4o
like
0
Follow
rtl-llm
9
Transformers
arxiv:
1910.09700
Model card
Files
Files and versions
Community
Train
Deploy
Use this model
main
qwen2.5coder-7b-origen-verilog-vhdl-vhdl-gs16-fixed4o
Commit History
Upload tokenizer
d7e742a
verified
charleshong3
commited on
23 days ago
initial commit
cc77ea8
verified
charleshong3
commited on
23 days ago