rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-gs16

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-gs16

Commit History

initial commit

37c6b52
verified

charleshong3 commited on 25 days ago