rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-gs32

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-gs32 / chat_template.jinja

Commit History

Upload tokenizer

9dfef6f
verified

charleshong3 commited on 24 days ago