rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-truncate-interleave

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-truncate-interleave / model-00003-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM

b706a70
verified

charleshong3 commited on May 29