rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-truncate-interleave

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-truncate-interleave / vocab.json

Commit History

Upload tokenizer

cd49cf1
verified

charleshong3 commited on May 29