rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-truncate

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-truncate / .gitattributes

Commit History

Upload tokenizer

903e194
verified

charleshong3 commited on 26 days ago

initial commit

8047c7f
verified

charleshong3 commited on 26 days ago