rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl / model-00004-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM

3245e63
verified

charleshong3 commited on 28 days ago