rtl-llm
/

qwen2.5coder-7b-origen-vhdl-pymtl-chisel-truncate-interleave

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-vhdl-pymtl-chisel-truncate-interleave

Commit History

initial commit

9ad15dc
verified

charleshong3 commited on 27 days ago