rtl-llm
/

qwen2.5coder-7b-origen-vhdl-pymtl-chisel-truncate-interleave

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-vhdl-pymtl-chisel-truncate-interleave

Commit History

Upload Qwen2ForCausalLM

7bdad25
verified

charleshong3 commited on 26 days ago

Upload tokenizer

16160a0
verified

charleshong3 commited on 26 days ago

initial commit

9ad15dc
verified

charleshong3 commited on 26 days ago