rtl-llm
/

qwen2.5coder-7b-origen-vhdl-pymtl-verilog

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-vhdl-pymtl-verilog / model-00002-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM

ab5d7df
verified

charleshong3 commited on 6 days ago