rtl-llm
/

qwen2.5coder-7b-origen-vhdl-verilog-len768

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-vhdl-verilog-len768

Commit History

Upload Qwen2ForCausalLM

05d3814
verified

charleshong3 commited on 5 days ago

Upload tokenizer

b96241d
verified

charleshong3 commited on 5 days ago

initial commit

946f5ce
verified

charleshong3 commited on 5 days ago