qwen2.5coder-7b-origen-vhdl-verilog-len768 / model-00002-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM
05d3814
verified

charleshong3 commited on