rtl-llm
/

qwen2.5coder-7b-origen-vhdl-verilog-len768

Text Generation

text-generation-inference

Model card Files Files and versions

qwen2.5coder-7b-origen-vhdl-verilog-len768 / model.safetensors.index.json

Commit History

Upload Qwen2ForCausalLM

05d3814
verified

charleshong3 commited on May 27