rtl-llm
/

qwen2.5coder-7b-origen-vhdl-verilog-vhdl-pymtl

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-vhdl-verilog-vhdl-pymtl

Commit History

initial commit

6635dc0
verified

charleshong3 commited on 29 days ago