rtl-llm
/

qwen2.5coder-7b-origen-vhdl-verilog-vhdl-pymtl

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-vhdl-verilog-vhdl-pymtl / model-00004-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM

f6f9f9f
verified

charleshong3 commited on 28 days ago