rtl-llm
/

qwen2.5coder-7b-origen-vhdl-vhdl-verilog-chisel-gs16

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-vhdl-vhdl-verilog-chisel-gs16

Commit History

initial commit

95f0df7
verified

charleshong3 commited on 24 days ago