rtl-llm
/

qwen2.5coder-7b-origen-vhdl-vhdl-verilog-chisel-gs16

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-vhdl-vhdl-verilog-chisel-gs16 / model-00003-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM

878b7c0
verified

charleshong3 commited on 23 days ago