rtl-llm
/

vhdl-verilog-no-dups

Text Generation

text-generation-inference

Model card Files Files and versions

vhdl-verilog-no-dups / model-00004-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM

b0cca2a
verified

broberts commited on Mar 20