rtl-llm
/

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-truncate-interleave-len1024

Text Generation

text-generation-inference

Model card Files Files and versions Community

qwen2.5coder-7b-origen-verilog-vhdl-vhdl-truncate-interleave-len1024

Ctrl+K

Ctrl+K

1 contributor

History: 1 commit

charleshong3's picture

initial commit

bfc11b1 verified about 2 months ago

.gitattributes

1.52 kB

initial commit about 2 months ago