rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl-vhdl-pymtl-chisel-truncate Text Generation • Updated 25 days ago • 13
rtl-llm/qwen2.5coder-7b-origen-vhdl-pymtl-chisel-truncate-interleave Text Generation • Updated 25 days ago • 12
rtl-llm/qwen2.5coder-7b-origen-chisel-vhdl-verilog-truncate-interleave Text Generation • Updated 25 days ago • 11
rtl-llm/qwen2.5coder-7b-translate-vhdl-pymtl-chisel-truncate-interleave Text Generation • Updated 25 days ago • 13
rtl-llm/qwen2.5coder-7b-origen-chisel-pymtl-vhdl-verilog-truncate-interleave Text Generation • Updated 25 days ago • 13
rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl-vhdl-constantlr Text Generation • Updated 25 days ago • 11
rtl-llm/qwen2.5coder-7b-translate-vhdl-pymtl-chisel-cleaned Text Generation • Updated 26 days ago • 10